A co-design strategy for embedded Java applications based on a hardware interface with invocation semantics

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A co-design strategy for embedded Java applications based on a hardware interface with invocation semantics

Full text

Pdf (431 KB)

Source

ACM International Conference Proceeding Series; Vol. 177 archive
Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems table of contents

Paris, France

SESSION: Hardware implementations I table of contents

Pages: 58 - 67

Year of Publication: 2006

ISBN:1-59593-544-4

Authors

Andrew Borg	University of York, UK
Rui Gao	University of York, UK
Neil Audsley	University of York, UK

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 7, Downloads (12 Months): 26, Citation Count: 1

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1167999.1168010 What is a DOI?

ABSTRACT

As programmable hardware technology gathers momentum, the partitioning of applications into hardware and software will prove to be an increasingly important research area. Co-design technologies that achieve this partitioning typically adopt a strategy in which a high level specification is used to synthesise both hardware and software. This paper proposes an alternative approach by which equivalencies between hardware and software components are defined, thereby providing a common interface between them. This allows logic to be moved between hardware and software while retaining the functional properties of the application. An investigation is carried out to derive equivalencies between software elements of the Java language and hardware components by appropriate wrapping of the latter. By developing a framework that captures these equivalencies, this paper shows how hardware/software partitioning of a system can be relegated to a late stage of system development and include both application and virtual machine logic.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	The GNU Compiler for Java. Available at: http://gcc.gnu.org/java/.
	2	Product specification available at: www.xilinx.com/products/logicore/alliance/dsi/dsi_java_proc.pdf.
	3	Information and white papers available at: www.arm.com/products/solutions/Jazelle.html.
	4	Information available at: www.nazomi.com.
	5	picoJava Microprocessor Core Overview. Available at: www.sun.com/microelectronics/picoJava/overview.html.
	6	Real-Time Objects on the Bare Metal: An Efficient Hardware Realization of the JavaTM Virtual Machine, Proceedings of the Fourth International Symposium on Object-Oriented Real-Time Distributed Computing, p.53, May 02-04, 2001
	7	Per Andersson , Krzysztof Kuchcinski, Java to Hardware Compilation for non Data Flow Applications, Proceedings of the 8th Euromicro Conference on Digital System Design, p.330-337, August 30-September 03, 2005 [doi>10.1109/DSD.2005.53]
	8	F. Ferrandi , M. Rendine , D. Sciuto, Functional Verification for SystemC Descriptions Using Constraint Solving, Proceedings of the conference on Design, automation and test in Europe, p.744, March 04-08, 2002
	9	Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations, Proceedings of the 16th International Conference on VLSI Design, p.461, January 04-08, 2003
	10	Sérgio Akira Ito , Luigi Carro , Ricardo Pezzuol Jacobi, Making Java Work for Microcontroller Applications, IEEE Design & Test, v.18 n.5, p.100-110, September 2001 [doi>10.1109/54.953277]
	11	OpenCores.org. WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores, b.3 edition, September 2002.
	12	M. Schoeberl. JOP: A Java Optimized Processor. In Z. T. R. Meersman and D. Schmidt, editors, On the Move to Meaningful Internet Systems 2003: Workshop on Java Technologies for Real- Time and Embedded Systems (JTRES 2003), volume 2889 of Lecture Notes in Computer Science, pages 346--359, Catania, Italy, November 2003. Springer.
	13	M. Schoeberl. Design and Implementation of an Efficient Stack Machine. In Proceedings of the 12th IEEE Reconfigurable Architecture Workshop (RAW2005), Denver, Colorado, USA, April 2005. IEEE.
	14	M. Ward , N. C. Audsley, Hardware compilation of sequential ada, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA [doi>10.1145/502217.502233]