A new technique for jointly optimizing gate sizing and supply voltage in ultra-low energy circuits

ABSTRACT

Mobile applications with battery lifetimes on the order of thousands of days have placed stringent energy requirements on circuits. In this paper, we propose a new energy optimization technique for ultra-low energy circuits operating in the subthreshold regime. Our technique uses simultaneous gate sizing and supply voltage scaling to reduce energy. We demonstrate the effectiveness of our technique on benchmark circuits and offer insight on the roles of the timing distribution and wire capacitance in determining the achievable energy reductions.

REFERENCES

• 1: ZigBee Alliance. http://www.zigbee.org/.
• 2: J. Meindl, J. Davis, "The Fundamental Limit on Binary Switching Energy for Terascale Integration (TSI)," IEEE Journal of Solid-State Circuits 35, No. 10, 1515--1516 (October 2000).
• 3: A. Wang, A. Chandrakasan, "A 180mV FFT Processor Using Subthreshold Circuit Techniques," Int. Solid-State Circuits Conf. (ISSCC), pp. 292--529, 2004.
• 4: B. Calhoun, A. Wang, A. Chandrakasan, "Device Sizing for Minimum Energy Operation in Subthreshold Circuits," Custom Integrated Circuits Conf. (CICC), pp. 95--98, 2004.
• 5: Bo Zhai , David Blaauw , Dennis Sylvester , Krisztian Flautner, Theoretical and practical limits of dynamic voltage scaling, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996798]
• 6: Benton H. Calhoun , Anantha Chandrakasan, Characterizing and modeling minimum energy operation for subthreshold circuits, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013265]
• 7: B.A. Murtagh, M.A. Saunders, "MINOS 5.4 User's Guide, Report SOL 80-20R," Systems Optimization Lab., Stanford University, Dec. 1983 (revised Feb. 1995).
• 8: J.P. Fishburn, A.E. Dunlop, "TILOS: A Posynomial Programming Approach to Transistor Sizing," Int. Conf. on Comp. Aided Design (ICCAD), pp. 326--328, 1985.
• 9: G.A. Sai-Halasz, "Performance Trends in High-End Processors," Proc. of the IEEE 83, 20--36 (Jan. 1995).
• 10: J.M. Kahn, R.H. Katz, and K.S.J. Pister, "Emerging Challenges: Mobile Networking for Smart Dust," Journal of Comm. And Networks 2, No. 3, 188--196 (Sep. 2000).

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.3 Design Aids
          Subjects: Optimization

General Terms:
Algorithms, Design, Performance

Keywords:
gate sizing, subthreshold circuits, voltage scaling