Analysis and modeling of subthreshold leakage of RT-components under PTV and state variation

ABSTRACT

In this work we present a SPICE-based RTL subthreshold-leakage model analyzing components built in 70nm technology [1]. We present a separation approach regarding inter- and intra-die threshold variations, temperature, supply-voltage, and state dependence. The body-effect and differences between NMOS and PMOS introduce a leakage state dependence of one order of magnitude[2, 3]. We show that the leakage of RT-components still shows state dependencies between 20% and $80%. A leakage model not regarding the state can never be more accurate than this. The proposed state aware model has an average error of 6.7% for the RT-components analyzed.

REFERENCES

• 1: Berkeley Predictive Technology Model: www-device.eecs.berkeley.edu/~ptm/
• 2: Saibal Mukhopadhyay , Arijit Raychowdhury , Kaushik Roy, Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775877]
• 3: Ashish Srivastava , Robert Bai , David Blaauw , Dennis Sylvester, Modeling and analysis of leakage power considering within-die process variations, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566426]
• 4: K Roy, S Mukhopadhyay, H Mahmoodi-Meimand: Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits. Proc. of the IEEE Vol.91 No.2, 2003.
• 5: C Hu: BSIM Model for Circuit Design Using Advanced Technologies. 2001 Symposium on VLSI Circuit Digest of Technical Papers, 2001.
• 6: Hongliang Chang , Sachin S. Sapatnekar, Full-chip analysis of leakage power under process variations, including spatial correlations, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065716]
• 7: Rajeev Rao , Ashish Srivastava , David Blaauw , Dennis Sylvester, Statistical estimation of leakage current considering inter- and intra-die process variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871530]
• 8: D Helms, E Schmidt, W Nebel: Leakage in CMOS circuits - An Introduction. PATMOS, 2004.
• 9: D Lee D Blaauw, D Sylvester: Static Leakage Reduction Through Simultaneous V_T/T_ox and State Assignment. IEEE Tran on CAD of ICs and Systems Vol24 No7, 2004
• 10: Siva G. Narendra, Challenges and design choices in nanoscale CMOS, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.1, p.7-49, April 2005 [doi>10.1145/1063803.1063805]
• 11: D Helms, M Hoyer, W Nebel: Accurate PTV, State, and ABB Aware RTL Blackbox Modeling of Subthreshold, Gate, and PN-Junction Leakage. PATMOS, 2006.
• 12: Siva Narendra , Vivek De , Shekhar Borkar , Dimitri Antoniadis , Anantha Chandrakasan, Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566415]
• 13: Zhanping Chen , Mark Johnson , Liqiong Wei , Kaushik Roy, Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks, Proceedings of the 1998 international symposium on Low power electronics and design, p.239-244, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280917]
• 14: J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, United States [doi>10.1145/360128.360148]
• 15: Saibal Mukhopadhyay , Kaushik Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871549]
• 16: Sarvesh Bhardwaj , Sarma B. K. Vrudhula, Leakage minimization of nano-scale circuits in the presence of systematic and random variations, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065719]
• 17: Y Zhang, D Parikh, M Stan, K Sankaranarayanan, K Skadron: HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects. Tech Report CS-2003-05, Univ. of Virginia Dept. of Computer Science, 2003.
• 18: Weiping Liao , Fei Li , Lei He, Microarchitecture level power and thermal simulation considering temperature dependent leakage model, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871560]
• 19: K Banerjee, S-C Lin, A Keshavarzi, S Narendra, V De: A Self-Consistent Junction Temperature Estimation Methodology for Nanometer Scale ICs with Implications for Performance and Thermal Management. IEEE, 2003.
• 20: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 21: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 22: Fadi A. Aloul , Soha Hassoun , Karem A. Sakallah , David Blaauw, Robust SAT-Based Search Algorithm for Leakage Power Reduction, Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, p.167-177, September 11-13, 2002

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design

Keywords:
leakage, modeling, process variation, state dependence