A novel dynamic power cutoff technique (DPCT) for active leakage reduction in deep submicron CMOS circuits

ABSTRACT

Due to the exponential increase in subthreshold leakage and gate leakage with technology scaling, leakage power is becoming a major fraction of total VLSI chip power in active mode. We present a novel active leakage power reduction technique, called the dynamic power cutoff technique (DPCT). First, the switching window for each gate, during which a gate makes its transitions, is identified by static timing analysis. Then, the circuit is optimally partitioned into different groups based on the minimal switching window (MSW) of each gate. Finally, power cutoff transistors are inserted into each group to control the power connections of that group. Each group is turned on only long enough for a wavefront of changing signals to propagate through that group. Since each gate is only turned on during a small timing window within each clock cycle, this significantly reduces active leakage power. This technique can also save standby leakage and dynamic power. Results on ISCAS '85 benchmark circuits modeled using 70 nm Berkeley Predictive Models [1] show up to 90% active leakage, 99% standby leakage, 54% dynamic power, and 72% total power savings.

REFERENCES

• 1: Y. Cao, T. Sato, M. Orshansky, D. Sylvester, and C. Hu, "New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design," in Proc. of the Custom Integrated Circuits Conf., pp. 201--204, June 2000.
• 2: Mark C. Johnson , Dinesh Somasekhar , Kaushik Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS, Proceedings of the 36th ACM/IEEE conference on Design automation, p.442-445, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309976]
• 3: J. Halter and F. Najm, "A Gate-Level Leakage Power Reduction Method for Ultra Low Power CMOS Circuits," in Proc. of the Custom Integrated Circuits Conf., pp. 475--478, 1997.
• 4: H. Kawaguchi, K. Nose, and T. Sakurai, "A Super Cut-off CMOS (SCCMOS) Scheme for 0.5-V Supply Voltage with Picoampere Stand-By Current," IEEE J. of Solid State Circuits, vol. 35, pp. 1498--1501, Oct. 2000.
• 5: Z. Chen, C. Diaz, J. Plummer, M. Cao, and W. Greene, "0.18 μm Dual Vt MOSFET Process and Energy-Delay Measurement," in Proc. of the 1996 Int'l. Electron Devices Meeting, pp. 851 -- 854, Dec. 1996.
• 6: Liqiong Wei , Zhanping Chen , Mark Johnson , Kaushik Roy , Vivek De, Design and optimization of low voltage high performance dual threshold CMOS circuits, Proceedings of the 35th annual conference on Design automation, p.489-494, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277179]
• 7: M. Takahashi et al., "A 60-mw MPEG4 Video CODEC Using Clustered Voltage Scaling with Variable Supply-voltage Scheme," IEEE J. of Solid-State Circuits, vol. 33, pp. 1772--1780, Nov. 1998.
• 8: T. D. Burd, T. A. Pering, A. J. Stratakos, and R. W. Brodersen, "A Dynamic Voltage Scaled Microprocessor System," IEEE J. of Solid-State Circuits, vol. 35, pp. 1571--1580, Nov. 2000.
• 9: Swarup Bhunia , Nilanjan Banerjee , Qikai Chen , Hamid Mahmoodi , Kaushik Roy, A novel synthesis approach for active leakage power reduction using dynamic supply gating, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065705]
• 10: Tezaswi Raja , Vishwani D. Agrawal , Michael L. Bushnell, CMOS Circuit Design for Minimum Dynamic Power and Highest Speed, Proceedings of the 17th International Conference on VLSI Design, p.1035, January 05-09, 2004
• 11: N. H. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Boston: Pearson Education/Addison-Wesley, 2005.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Design, Performance

Keywords:
dynamic power, leakage current, power cutoff, stacking, standby current