Stall cycle redistribution in a transparent fetch pipeline

ABSTRACT

Power and power density are now primary design constraints for modern high performance microprocessors. Up to 70% of the dynamic power consumed can be attributed to the clocking system. A consequence of this trend is that clock gating has emerged as both a necessary and efficient method to significantly reduce dynamic power.Transparent pipelining, a recently proposed fine-grain clock gating technique, has the potential to significantly reduce clock power above and beyond conventional pipestage-level clock gating. Previous studies of transparent pipelining have focused on the circuit and implementation-related issues of this approach, while neglecting the broader microarchitectural implications. This paper aims to quantify the microarchitectural opportunities that are afforded by the use of transparent pipelining in a processor's fetch pipeline. We develop a technique, based on stall cycle redistribution, designed to improve the performance of transparent pipelining on fetch and other high utilization pipelines. We show that stall cycle redistribution can dramatically reduce the clocking overhead of an aggressively pipelined Cell-like microprocessor.

REFERENCES

• 1: C. J. Anderson, J. Petrovick, J. M. Keaty, J. Warnock, G. Nussbaum, J. M. Tendler, C. Carter, S. Chu, J. Clabes, J. DiLullo, P. Dudley, P. Harvey, B. Krauter, J. LeBlanc, Lu Pong-Fei, B. McCredie, G. Plum, P. J. Restle, S. Runyon, M. Scheuermann, S. Schmidt, J. Wagoner, R. Weiss, S. Weitzel, B. Zoric. Physical Design of a Fourth-generation POWER GHz Microprocessor. In Proc. of the 2001 International Solid-State Circuits Conference, Februrary 2001.
• 2: Amirali Baniasadi , Andreas Moshovos, Instruction flow-based front-end throttling for power-aware high-performance processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.16-21, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383088]
• 3: David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000 [doi>10.1109/40.888701]
• 4: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 5: H. Cain, K. Lepak, B. Schwarz, and M. H. Lipasti. Precise and Accurate Processor Simulation. In Workshop on Computer Architecture Evaluation using Commercial Workloads.
• 6: Adaptive Pipeline Depth Control for Processor Power-Management, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.454, September 16-18, 2002
• 7: Brian Fields , Rastislav Bodík , Mark D. Hill, Slack: maximizing performance under technological constraints, Proceedings of the 29th annual international symposium on Computer architecture, p.47, May 25-29, 2002, Anchorage, Alaska
• 8: Brian Fields , Shai Rubin , Rastislav Bodík, Focusing processor policies via critical-path prediction, Proceedings of the 28th annual international symposium on Computer architecture, p.74-85, June 30-July 04, 2001, Göteborg, Sweden
• 9: H. Peter Hofstee, Power Efficient Processor Architecture and The Cell Processor, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.258-262, February 12-16, 2005 [doi>10.1109/HPCA.2005.26]
• 10: Hans M. Jacobson, Improved clock-gating through transparent pipelining, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013248]
• 11: Hans Jacobson , Pradip Bose , Zhigang Hu , Alper Buyuktosunoglu , Victor Zyuban , Rick Eickemeyer , Lee Eisen , John Griswell , Doug Logan , Balaram Sinharoy , Joel Tendler, Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.238-242, February 12-16, 2005 [doi>10.1109/HPCA.2005.33]
• 12: J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
• 13: Tejas Karkhanis , James E. Smith , Pradip Bose, Saving energy with just in time instruction delivery, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566453]
• 14: L. Kleinrock. Queueing Systems, Volume I: Theory. Wiley Interscience, New York, 1972.
• 15: Jinson Koppanalil , Prakash Ramrakhyani , Sameer Desai , Anu Vaidyanathan , Eric Rotenberg, A case for dynamic pipeline scaling, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France [doi>10.1145/581630.581632]
• 16: K. Krewell. Cell Moves into the Limelight. In Microprocessor Report, February 2005.
• 17: Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain
• 18: Gregory A. Muthler , David Crowe , Sanjay J. Patel , Steven S. Lumetta, Instruction fetch deferral using static slack, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 19: Hajime Shimada , Hideki Ando , Toshio Shimada, Pipeline stage unification: a low-energy consumption technique for future mobile processors, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871587]
• 20: J. E. Smith. An analysis of pipeline clocking. Technical report, University of Wisconsin, March 1990.
• 21: W. Ye, N. Vijaykrishnan, M. Kandemir, M. J. Irwin. The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool. In Proc. of the 36th Annual Design Automation Conference, June 1999.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles
          Subjects: Pipeline processors

General Terms:
Algorithms, Performance

Keywords:
dynamic power, instruction fetch, microarchitecture, pipeline gating