Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm)

ABSTRACT

As transistors continue to scale down into the nanometer regime, device leakage currents are becoming the dominant cause of power dissipation in nanometer caches, making it essential to model these leakage effects properly. Moreover, typical microprocessor caches are pipelined to keep up with the speed of the processor, and the effects of pipelining overhead need to be properly accounted for.In this paper, we present a detailed study of pipelined nanometer caches with detailed energy/power dissipation breakdowns showing where and how the power is dissipated within a nanometer cache. We explore a three-dimensional pipelined cache design space that includes cache size (16kB to 512kB), cache associativity (direct-mapped to 16-way) and process technology (90nm, 65nm, 45nm and 32nm).Among our findings, we show that cache bitline leakage is increasingly becoming the dominant cause of power dissipation in nanometer technology nodes. We show that subthreshold leakage is the main cause of static power dissipation, and that gate leakage is, surprisingly, not a significant contributor to total cache power, even for 32nm caches. We also show that accounting for cache pipelining overhead is necessary, as power dissipated by the pipeline elements is a significant part of cache power.

REFERENCES

• 1: B.Amrutur and M.Horowitz, "Fast low-power decoders for RAMs," IEEE JSSC, vol.36, no.10, Oct 2001.
• 2: Mohab Anis, "Subthreshold leakage current: challenges and solutions," ICM 2003.
• 3: S.Borkar, "Circuit techniques for subthreshold leakage avoidance, control and tolerance," IEDM 2004.
• 4: W.P.Burleson et al., "Wave-pipelining: A tutorial and research survey," IEEE Trans. VLSI Systems, vol.6, no.5, Sep 1998.
• 5: Y.Cao et al., "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," Proc. of CICC, pp.201--204, 2000.
• 6: Zhanping Chen , Mark Johnson , Liqiong Wei , Kaushik Roy, Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks, Proceedings of the 1998 international symposium on Low power electronics and design, p.239-244, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280917]
• 7: B.Doyle, et al., "Transistor elements for 30nm physical gate lengths and beyond," Intel Technology Journal, Vol.6, May 2002.
• 8: P.Gronowski et al., "A 433-MHz 64-b quad-ussue RISC microprocessor, "JSSC, vol.31, no.11, Nov.1996, pp.1687--1696.
• 9: J.P.Halter and F.Najm, ,"A gate-level leakage power reduction method for ultra-low-power CMOS circuits," in Proc. IEEE Custom Integrated Circuits Conf., 1997.
• 10: Fatih Hamzaoglu , Mircea R. Stan, Circuit-level techniques to control gate leakage for sub-100nm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566425]
• 11: "International Technology Roadmap for Semiconductors 2005 Edition," Semiconductor Industry Association, http://public.itrs.net.
• 12: "International Technology Roadmap for Semiconductors 2003 Edition," Semiconductor Industry Association, http://public.itrs.net.
• 13: Predictive technology model. http://www.eas.asu.edu/~ptm
• 14: M.Mamidipaka and N.Dutt, "eCACTI: An enchanced power estimation model for on-chip caches," Center for Embedded Computer Systems, Technical Report TR 04-28, Oct. 2004.
• 15: J.Montanaro et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor, JSSC, vol.31 no.11, Nov. 1996, pp.1703--1714.
• 16: H.Nambu, et.al., "A 1.8-ns access, 550MHz, 4.5-Mb CMOS SRAM," IEEE J. Solid-State Circuits, vol.33, no.11, Nov. 1998.
• 17: R.Rao, J.L. Burns and R.B.Brown, "Circuit techniques for gate and subthreshold leakage minimization in future CMOS technologies," , 2003. ESSCIRC '03.
• 18: R.M.Rao, J.L.Burns and R.B.Brown, "Circuit techniques for gate and subthreshold leakage minimization in future CMOS technologies," ESSCIRC '03. Proceedings of the 29th European Solid-State Circuits Conference, 2003.
• 19: G.Reinman and N.Jouppi, "CACTI 2.0: An integrated cache timing and power model," WRL Research Report 2000/7, Feb.2000.
• 20: P.Shivakumar and N.Jouppi , "CACTI 3.0: An integrated cache timing, power and area model," WRL Research Report 2001/2, Aug.2001.
• 21: Riedlinger, R., Grutkowski, T., "The high-bandwidth 256 kB 2nd level cache on an Itanium microprocessor," ISSCC 2002.
• 22: Y.Ye, S.Borkar and V.De, "A new technique for standby leakage reduction in high-performance circuits," in Symp.VLSI Circuits Dig.Tech.Papers, 1998.
• 23: Y.C.Yeo et al., "Direct tunneling gate leakage current in transistorswith ultrathin nsilicon nitride gate dielectric," IEEE Electron Device Letters, Nov. 2000.
• 24: Weiss, D., Wuu, J.J., Chin, V., "An on-chip 3MB subarray-based 3rd levl cache on an Itanium microprocessor," ISSCC 2002.
• 25: S.J.Wilton and N.P.Jouppi, "CACTI: An enhanced cache access and cycle time model," IEEE JSSC, vol.31, no.5, May 1996.
• 26: The Tech Report. http://techreport.com/cpu/

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.2 Design Styles
          Subjects: Cache memories

General Terms:
Design, Performance

Keywords:
cache design, nanometer design, pipelined caches