Efficient data protection for distributed shared memory multiprocessors

ABSTRACT

Data security in computer systems has recently become an increasing concern, and hardware-based attacks have emerged. As a result, researchers have investigated hardware encryption and authentication mechanisms as a means of addressing this security concern. Unfortunately, no such techniques have been investigated for Distributed Shared Memory (DSM) multiprocessors, and previously proposed techniques for uni-processor and Symmetric Multiprocessor (SMP) systems cannot be directly used for DSMs. This work is the first to examine the issues involved in protecting secrecy and integrity of data in DSM systems. We first derive security requirements for processor-processor communication in DSMs, and find that different types of coherence messages need different protection. Then we propose and evaluate techniques to provide efficient encryption and authentication of the data in DSM systems. Our simulation results using SPLASH-2 benchmarks show that the execution time overhead for our three proposed approaches is small and ranges from 6% to 8% on a 16-processor DSM system, relative to a similar DSM without support for data secrecy and integrity.

REFERENCES

• 1: AMD. AMD Opteron Processor for Servers and Workstations. http://www.amd.com/us-en/Processors/ ProductInformation/0,,30 8796 8804,00.html, 2005.
• 2: Ross Anderson, Why cryptosystems fail, Proceedings of the 1st ACM conference on Computer and communications security, p.215-227, November 03-05, 1993, Fairfax, Virginia, United States [doi>10.1145/168588.168615]
• 3: R. K. B. Yang, S. Mishra. A high speed architecture for galois/counter mode of operation (gcm). In Cryptology ePrint Archive: Report 2005/146, 2005.
• 4: D. Bartholomew. On Demand Computing - IT On Tap? http://www.industryweek.com/ReadArticle.aspx? ArticleID=10303&SectionID=4, June 2005.
• 5: Blaise Gassend , G. Edward Suh , Dwaine Clarke , Marten van Dijk , Srinivas Devadas, Caches and Hash Trees for Efficient Memory Integrity Verification, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.295, February 08-12, 2003
• 6: T. Gilmont, J.-D. Legat, and J.-J. Quisquater. Enhancing the Security in the Memory Management Unit. In Proc. of the 25th EuroMicro Conference, 1999.
• 7: Andrew Bunnie Huang, Hacking the Xbox: An Introduction to Reverse Engineering, No Starch Press, San Francisco, CA, 2003
• 8: Andrew bunnie Huang, The Trusted PC: Skin-Deep Security, Computer, v.35 n.10, p.103-105, October 2002 [doi>10.1109/MC.2002.1039525]
• 9: IBM. IBM Power4 System Architecture White Paper. http://www-1.ibm.com/servers/eserver/pseries/ hardware/whitepapers/power4.html, 2002.
• 10: J. Renau, et al. SESC. http://sesc.sourceforge.net, 2004.
• 11: T. Kgil, L. Falk, and T. Mudge. ChipLock: Support for Secure Microarchitectures. In Proceedings of the Workshop on Architectural Support for Security and Anti-Virus (WASSA), Oct. 2004.
• 12: David Lie , John Mitchell , Chandramohan A. Thekkath , Mark Horowitz, Specifying and Verifying Hardware for Tamper-Resistant Software, Proceedings of the 2003 IEEE Symposium on Security and Privacy, p.166, May 11-14, 2003
• 13: David Lie Chandramohan Thekkath , Mark Mitchell , Patrick Lincoln , Dan Boneh , John Mitchell , Mark Horowitz, Architectural support for copy and tamper resistant software, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.168-177, November 2000, Cambridge, Massachusetts, United States
• 14: D. A. McGrew and J. Viega. The Galois/Counter Mode of Operation (GCM). http://csrc.nist.gov/ CryptoToolkit/modes/proposedmodes/gcm/, 2004.
• 15: T. Olavsrud. HP Issues Battle Cry in High-End Unix Server Market. ServerWatch, http://www.serverwatch.com/news/article.php/1399451, 2000.
• 16: Weidong Shi , Hsien-Hsin S. Lee , Mrinmoy Ghosh , Chenghuai Lu, Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.123-134, September 29-October 03, 2004 [doi>10.1109/PACT.2004.8]
• 17: Weidong Shi , Hsien-Hsin S. Lee , Mrinmoy Ghosh , Chenghuai Lu , Alexandra Boldyreva, High Efficiency Counter Mode Security Architecture via Prediction and Precomputation, Proceedings of the 32nd annual international symposium on Computer Architecture, p.14-24, June 04-08, 2005
• 18: W. Shi, H.-H. Lee, C. Lu, and M. Ghosh. Towards the Issues in Architectural Support for Protection of Software Execution. In Proceedings of the Workshop on Architectureal Support for Security and Anti-virus, pages 1--10, October 2004.
• 19: P. Shivakumar and N. P. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model. In Technical Report WRL Technical Report 2001/2. Compaq Western Research Laboratory, Aug 2001.
• 20: Silicon Graphics, Inc. SGI Altix 3000 Data Sheet. http://www.sgi.com/products/servers/altix, 2004.
• 21: G. Edward Suh , Dwaine Clarke , Blaise Gassend , Marten van Dijk , Srinivas Devadas, Efficient Memory Integrity Verification and Encryption for Secure Processors, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.339, December 03-05, 2003
• 22: Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy
• 23: Chenyu Yan , Daniel Englender , Milos Prvulovic , Brian Rogers , Yan Solihin, Improving Cost, Performance, and Security of Memory Encryption and Authentication, Proceedings of the 33rd annual international symposium on Computer Architecture, p.179-190, June 17-21, 2006
• 24: Jun Yang , Youtao Zhang , Lan Gao, Fast Secure Processor for Inhibiting Software Piracy and Tampering, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.351, December 03-05, 2003
• 25: Youtao Zhang , Lan Gao , Jun Yang , Xiangyu Zhang , Rajiv Gupta, SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.352-362, February 12-16, 2005 [doi>10.1109/HPCA.2005.31]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

Additional Classification:
  K. Computing Milieux
  K.6 MANAGEMENT OF COMPUTING AND INFORMATION SYSTEMS

General Terms:
Design, Performance, Security

Keywords:
DSM multiprocessor, data security, memory encryption and authentication