A design methodology for application-specific networks-on-chip

ABSTRACT

With the help of HW/SW codesign, system-on-chip (SoC) can effectively reduce cost, improve reliability, and produce versatile products. The growing complexity of SoC designs makes on-chip communication subsystem design as important as computation subsystem design. While a number of codesign methodologies have been proposed for on-chip computation subsystems, many works are needed for on-chip communication subsystems. This paper proposes application-specific networks-on-chip (ASNoC) and its design methodology. ASNoC is used for two high-performance SoC applications. The methodology (1) can automatically generate optimized ASNoC for different applications, (2) can generate a corresponding distributed shared memory along with an ASNoC, (3) can use both recorded and statistical communication traces for cycle-accurate performance analysis, (4) is based on standardized network component library and floorplan to estimate power and area, (5) adapts an industrial-grade network modeling and simulation environment, OPNET, which makes the methodology ready to use, and (6) can be easily integrated into current HW/SW codesign flow. Using the methodology, ASNoC is generated for a H.264 HDTV decoder SoC and Smart Camera SoC. ASNoC and 2D mesh networks-on-chip are compared in performance, power, and area in detail. The comparison results show that ASNoC provide substantial improvements in power, performance, and cost compared to 2D mesh networks-on-chip. In the H.264 HDTV decoder SoC, ASNoC uses 39% less power, 59% less silicon area, 74% less metal area, 63% less switch capacity, and 69% less interconnection capacity to achieve 2X performance compared to 2D mesh networks-on-chip.

REFERENCES

• 1: Adrijean Adriahantenaina , Herve Charlery , Alain Greiner , Laurent Mortiez , Cesar Albenes Zeferino, SPIN: A Scalable, Packet Switched, On-Chip Micro-Network, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20070, March 03-07, 2003
• 2: G. de Micheli , L. Benini, Networks on Chip: A New Paradigm for Systems on Chip Design, Proceedings of the conference on Design, automation and test in Europe, p.418, March 04-08, 2002
• 3: CADENCE. www.cadence.com
• 4: Cao, Y., Sato, T., Sylvester, D., Orshansky, M., and Hu, C. 2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. IEEE Custom Integrated Circuits Conference. 201--204.
• 5: Cong, J. 2001. An Interconnect-centric design flow for nanometer technologies. Proceedings of the IEEE 89, 4, 505--528.
• 6: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 7: Jean-Marc Daveau , Gilberto Fernandes Marchioro , Tarek Ben-Ismail , Ahmed Amine Jerraya, Protocol selection and interface generation for HW-SW codesign, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.136-144, March 1997 [doi>10.1109/92.555993]
• 8: David Flynn, AMBA: Enabling Reusable On-Chip Designs, IEEE Micro, v.17 n.4, p.20-27, July 1997 [doi>10.1109/40.612211]
• 9: Martti Forsell, A Scalable High-Performance Computing Solution for Networks on Chips, IEEE Micro, v.22 n.5, p.46-55, September 2002 [doi>10.1109/MM.2002.1044299]
• 10: Kees Goossens , John Dielissen , Jef van Meerbergen , Peter Poplavko , Andrei Rădulescu , Edwin Rijpkema , Erwin Waterlander , Paul Wielage, Guaranteeing the quality of services in networks on chip, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
• 11: Hemani, A. and Jantsch, A. 2000. Network on chip: An architecture for billion transistor era, IEEE NorChip Conference.
• 12: Wai Hong Ho , Timothy Mark Pinkston, A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.377, February 08-12, 2003
• 13: Hofmann, R. and Drerup, B. 2002. Next generation CoreConnect processor local bus architecture. Annual IEEE International ASIC/SOC Conference. 25--28.
• 14: Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119818]
• 15: Antoine Jalabert , Srinivasan Murali , Luca Benini , Giovanni De Micheli, ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20884, February 16-20, 2004
• 16: Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, Joint Model Reference Software, iphome.hhi.de/suehring/tml/
• 17: Faraydon Karim , Anh Nguyen , Sujit Dey, An Interconnect Architecture for Networking Systems on Chips, IEEE Micro, v.22 n.5, p.36-45, September 2002 [doi>10.1109/MM.2002.1044298]
• 18: Kuhlmann, M. and Sapatnekar, S. S. 2001. Exact and Efficient Crosstalk Estimation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20, 7, 858-- 866.
• 19: A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
• 20: Lahiri, K., Raghunathan, A., and Dey, S. 2004. Design space exploration for optimizing on-chip communication architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23, 6.
• 21: Jian Liang , Sriram Swaminathan , Russell Tessier, aSOC: A Scalable, Single-Chip Communications Architecture, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.37, October 15-19, 2000
• 22: Mikael Millberg , Erland Nilsson , Rikard Thid , Shashi Kumar , Axel Jantsch, The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip, Proceedings of the 17th International Conference on VLSI Design, p.693, January 05-09, 2004
• 23: Srinivasan Murali , Giovanni De Micheli, SUNMAP: a tool for automatic topology selection and generation for NoCs, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996809]
• 24: Opencore. www.opencores.org
• 25: Opnet. www.opnet.com
• 26: Alessandro Pinto , Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Constraint-driven communication synthesis, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514114]
• 27: Kyeong Keol Ryu , Eung Shin, A Comparison of Five Different Multiprocessor SoC Bus Architectures, Proceedings of the Euromicro Symposium on Digital Systems Design, p.202, September 04-06, 2001
• 28: Sematech. 2004. International Technology Roadmap for Semiconductors
• 29: M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th conference on Design automation, p.667-672, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379045]
• 30: Siegmund, R. and Muller, D. 2003. Efficient modeling and synthesis of on-chip communication protocols for network-on-chip design.IEEE International Symposium on Circuits and Systems.
• 31: Siguenza-Tortosa, D. and Nurmi, J. 2002. Proteo: A New Approach to Network-on-Chip. International Conference on Communication Systems and Networks.
• 32: Silicore. www.silicore.net
• 33: Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002 [doi>10.1109/MM.2002.997877]
• 34: Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 35: Wiegand, T., Sullivan, G.J., Bjontegaard, G., and Luthra, A. 2003. Overview of the H.264/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 560--576.
• 36: Drew Wingard, Micronetwork-based integration for SOCs: 673, Proceedings of the 38th conference on Design automation, p.677, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379046]
• 37: Wayne Wolf, Computers as components: principles of embedded computing system design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2000
• 38: Wayne Wolf , Burak Ozer , Tiehan Lv, Smart Cameras as Embedded Systems, Computer, v.35 n.9, p.48-53, September 2002 [doi>10.1109/MC.2002.1033027]
• 39: Xu, J. and Wolf, W. 2003. A Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chips. Hot Interconnects.
• 40: Xu, J., Wolf, W., Henkel, J., and Chakradhar, S. 2005. A methodology for design, modeling, and analysis of Networks-on-Chip. IEEE International Symposium on Circuits and Systems.
• 41: Ye, T. and De Micheli, G. 2003. Physical planning for on-chip multiprocessor networks and switch fabrics. IEEE International Conference on Application-Specific Systems, Architectures, and Processors
• 42: Yuen, W. S. and Young, E. F. Y. 2003. Slicing floorplan with clustering constraint. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22, 5.
• 43: Cesar Albenes Zeferino , Altamiro Amadeu Susin, SoCIN: A Parametric and Scalable Network-on-Chip, Proceedings of the 16th symposium on Integrated circuits and systems design, p.169, September 08-11, 2003
• 44: Xinping Zhu , Wei Qin , Sharad Malik, Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016738]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.4 VLSI Systems

General Terms:
Algorithms, Design, Performance, Theory

Keywords:
Application-specific, architecture, methodology, networks-on-chip, regular topology