Using a software testing technique to identify registers for partial scan implementation

ABSTRACT

Scan design has been widely used to ease test generation process for digital circuits. Although full scan approach results in high fault coverage while reducing ATPG effort, it introduces area and performance overheads that are most times unacceptable. Hence, partial scan is a commonly used technique to improve testability of sequential circuits while respecting design constraints. In this paper, we present a method to select sequential elements (flip-flops) to compose a partial scan chain. We use a software engineering technique to identify internal variables or signals of the circuit's behavioral description that have low observability. Experiments demonstrate that our approach achieves a high fault coverage including few flip-flops in the scan chain. Moreover, comparative results show that, for complex circuits, proposed technique is more efficient than some classical methods in selecting flip-flops to compose partial scan.

REFERENCES

• 1: Abramovici, M., Breuer, M. A., and Friedman, A. D. Digital Systems and Testable Design. Computer Science Press, 1990.
• 2: Vishiwani D. Agrawal , Kwang-Ting Cheng , Daniel D. Johnson , Tony Sheng Lin, Designing Circuits with Partial Scan, IEEE Design & Test, v.5 n.2, p.8-15, March 1988 [doi>10.1109/54.2032]
• 3: Angelo, R. P., Cota, E., Carro, L., and Lubaszewski, M. Implications of the High-Level Design Style in the Testability: A Case Study. In Proceedings of the 6th IEEE Latin American Test Workshop (LATW'05), 2005, 291--295.
• 4: Brglez, F., Bryan, D., and Kozminski, K. Combinational Profiles vs Sequential Benchmark Circuits. In Proceedings of the International Symposium on Circuits and Systems, 1989, 1929--1934.
• 5: K.-T. Cheng , V. D. Agrawal, A Partial Scan Method for Sequential Circuits with Feedback, IEEE Transactions on Computers, v.39 n.4, p.544-548, April 1990 [doi>10.1109/12.54847]
• 6: Fulvio Corno , Paolo Prinetto , Maurizio Rebaudengo , Matteo Sonza Reorda, Partial Scan Flip Flop Selection for Simulation-Based Sequential ATPGs, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.558-564, October 20-25, 1996
• 7: José C. Costa , Srinivas Devadas , José C. Monteiro, Observability analysis of embedded software for coverage-directed validation, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 8: Sujit Dey , Miodrag Potkonjak , Rabindra K. Roy, Exploiting hardware sharing in high-level synthesis for partial scan optimization, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.20-25, November 07-11, 1993, Santa Clara, California, United States
• 9: Victor Fernandez , Pablo Sanchez, Partial Scan High-Level Synthesis, Proceedings of the 1996 European conference on Design and Test, p.481, March 11-14, 1996
• 10: Flottes, M. L., Pires, R., Rouzeyre, B., and Volpe, L. A Fast Effective Technique for Partial Scan Selection at RT Level. In Proceedings of the IEEE European Test Workshop, 1997, 36--42.
• 11: Hamilton, A. N., Gonzalez, T., and Orailoglu, A. Design Rule Driven Behavioral Synthesis for Test. Signals. Conference Record of the Thirty-Second Asia Conference on Systems&Computers, 2, (1998), 1033--1037.
• 12: Michael S. Hsiao , Gurjeet S. Saund , Elizabeth M. Rudnick , Janak H. Patel, Partial Scan Selection Based on Dynamic Reachability and Observability Information, Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing, p.174, January 04-07, 1998
• 13: Frank F. Hsu , Janak H. Patel, High-level variable selection for partial-scan implementation, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.79-84, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288564]
• 14: ITC'99 Benchmark Circuits: Preliminary Results. In Panel at International Test Conference (ITC'99), 1999, 1112--1119.
• 15: Kee S. Kim , Charles R. Kime, Partial scan flip-flop selection by use of empirical testability, Journal of Electronic Testing: Theory and Applications, v.7 n.1-2, p.47-59, Aug./Oct. 1995 [doi>10.1007/BF00993313]
• 16: Xijiang Lin , Irith Pomeranz , Sudhakar M. Reddy, Full scan fault coverage with partial scan, Proceedings of the conference on Design, automation and test in Europe, p.97-es, January 1999, Munich, Germany [doi>10.1145/307418.307545]
• 17: Glenford J. Myers, Art of Software Testing, John Wiley & Sons, Inc., New York, NY, 1979
• 18: Prashant S. Parikh , Miron Abramovici, Testability-based partial scan analysis, Journal of Electronic Testing: Theory and Applications, v.7 n.1-2, p.61-70, Aug./Oct. 1995 [doi>10.1007/BF00993314]
• 19: Potkonjak, M., Dey, S., and Roy, K. R. Considering Testability at Behavioral Level: Use of Transformations for Partial Scan Cost Minimization Under Timing and Area Constraints. IEEE Transactions on Computer-Aided Design, 14, 5 (May 1995), 531--546.
• 20: Dong Xiang , Janak H. Patel, A Global Algorithm for the Partial Scan Design Problem Using Circuit State Information, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.548-557, October 20-25, 1996

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Design, Experimentation, Measurement, Reliability

Keywords:
automatic test generation, hardware description language, hardware testing, partial scan design, testability improvement