| A cryptography core tolerant to DFA fault attacks |
| Full text |
Pdf
(239 KB)
|
| Source
|
SBCCI
archive
Proceedings of the 19th annual symposium on Integrated circuits and systems design
table of contents
Ouro Preto, MG, Brazil
SESSION: Test and verification
table of contents
Pages: 190 - 195
Year of Publication: 2006
ISBN:1-59593-479-0
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 11, Downloads (12 Months): 53, Citation Count: 0
|
|
|
ABSTRACT
This work describes a hardware approach for the concurrent fault detection and error correction in a cryptography core. It has been shown in the literature that transient faults injected in a cryptography core can lead to reveal the encryption code using quite inexpensive equipments. This kind of attack is a real threat to tamper resistant devices such as Smart Cards. To tackle such attacks, the cryptography core must be immune to transient faults. In this work the DES algorithm is taken as a vulnerable cryptosystem case study. We show how an attack against DES is performed through a fault injection campaign. Then, a countermeasure based on partial hardware replication is proposed and applied to DES. Experimental results show the efficiency of the proposed scheme to protect DES against DFA fault attacks. Furthermore, the proposed solution is independent of implementation and can be applied to other cryptography algorithms, such as AES.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
|
| |
3
|
D. Boneh, R. A. DeMillo, and R. J. Lipton.On the importance of checking cryptographic protocols for faults. Lecture Notes in Computer Science, 1233:37--51, 1997.
|
| |
4
|
|
| |
5
|
T. A. Chris Weaver, Fadi Gebara and R. Brown. Remora: A dynamic self-tuning processor. University of Michigan CSE Technical Report CSE-TR-460-02, July 2002.
|
| |
6
|
J.-C. Laprie. Dependability of computer systems: concepts, limits, improvements. Software Reliability Engineering,1995, pages 2--11,October 1995.
|
| |
7
|
|
 |
8
|
Daniel Mesquita , Jean-Denis Techer , Lionel Torres , Gilles Sassatelli , Gaston Cambon , Michel Robert , Fernando Moraes, Current mask generation: a transistor level security against DPA attacks, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil
[doi> 10.1145/1081081.1081114]
|
| |
9
|
M. Nicolaidis. Design for soft-error mitigation. IEEE Transactions on Device and Materials Reliability, Sept 2002.
|
| |
10
|
Opencores.Opencores.org, 2005. Disponel em: http://www.opencores.org. Acessado em Setembro de 2005.
|
| |
11
|
G. Piret and J.-J. Quisquater. A di .erential fault attack technique against SPN structures,with application to the AES and Khazad. Cryptographic Hardware and Embedded Systems -CHES 2003, 2003.
|
| |
12
|
M. Renaudin , F. Bouesse , Ph. Proust , J. P. Tual , L. Sourgen , F. Germain, High Security Smartcards, Proceedings of the conference on Design, automation and test in Europe, p.10228, February 16-20, 2004
|
| |
13
|
B. Scheier. Applied Cryptography. John Wiley, 2rd edition, 1996.
|
| |
14
|
|
| |
15
|
|
|