Area and performance optimization of a generic network-on-chip architecture

ABSTRACT

Complex Systems-on-Chip (SoC) with multiple interconnected stand-alone designs require high scalability and bandwidth. Network-on-Chip (NoC) is a scalable communication infrastructure able to tackle the communication needs of these SoCs. In this paper, we consider the optimization of a generic NoC to improve area and performance of NoC based architectures for dedicated applications. The generic NoC can be tailored to an application by changing the number of routers, by configuring each router to specific traffic requirements, and by choosing the set of links between routers and cores. The optimization algorithm determines the appropriate NoC and routers configuration to support a set of applications considering the optimization of area, and performance. The final solution will consist of an heterogeneous NoC with improved quality. The approach has been tested under different operating conditions assuming implementations on an FPGA.

REFERENCES

• 1: Nilanjan Banerjee , Praveen Vellanki , Karam S. Chatha, A Power and Performance Model for Network-on-Chip Architectures, Proceedings of the conference on Design, automation and test in Europe, p.21250, February 16-20, 2004
• 2: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 3: Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004 [doi>10.1016/j.sysarc.2003.07.004]
• 4: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 5: Hemani, A., Jantsch, A., Kumar, S., Postula, A., Oberg, J., Millberg, M. and Lindqvist, D. Network on Chip: An Architecture for Billion Transistor Era. In Proceedings of the IEEE NorChip Conference, (Nov. 2000).
• 6: Jingcao Hu , Radu Marculescu, DyAD: smart routing for networks-on-chip, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996638]
• 7: Kirkpatrick, S., Gelatt, C. Vecchi, M. Optimization by Simulated Annealing. Science, 220(4598),May 1983, pp. 671---680.
• 8: Márcio Kreutz , César A. Marcon , Luigi Carro , Flávio Wagner , Altamiro A. Susin, Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures, Proceedings of the 18th annual symposium on Integrated circuits and system design, September 04-07, 2005, Florianolpolis, Brazil [doi>10.1145/1081081.1081130]
• 9: Tang Lei , Shashi Kumar, Algorithms and Tools for Network on Chip Based System Design, Proceedings of the 16th symposium on Integrated circuits and systems design, p.163, September 08-11, 2003
• 10: Théodore Marescaux , Andrei Bartic , Diederik Verkest , Serge Vernalde , Rudy Lauwereins, Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.795-805, September 02-04, 2002
• 11: Fernando Moraes , Ney Calazans , Aline Mello , Leandro Möller , Luciano Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, v.38 n.1, p.69-93, October 2004 [doi>10.1016/j.vlsi.2004.03.003]
• 12: Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
• 13: Balasubramanian Sethuraman , Prasun Bhattacharya , Jawad Khan , Ranga Vemuri, LiPaR: A light-weight parallel router for FPGA-based networks-on-chip, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA [doi>10.1145/1057661.1057769]
• 14: Dongkun Shin , Jihong Kim, Power-aware communication optimization for networks-on-chips with voltage scalable links, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016763]
• 15: Praveen Vellanki , Nilanjan Banerjee , Karam S. Chatha, Quality-of-service and error control techniques for mesh-based network-on-chip architectures, Integration, the VLSI Journal, v.38 n.3, p.353-382, January 2005 [doi>10.1016/j.vlsi.2004.07.009]
• 16: Terry Tao Ye , Luca Benini , Giovanni De Micheli, Packetized On-Chip Interconnect Communication Analysis for MPSoC, Proceedings of the conference on Design, Automation and Test in Europe, p.10344, March 03-07, 2003

INDEX TERMS

Primary Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Topology (e.g., bus, point-to-point)

General Terms:
Algorithms, Design, Experimentation, Performance

Keywords:
FPGA, network-on-chip, system-on-chip