Multiple-detect ATPG based on physical neighborhoods

ABSTRACT

Multiple-detect test sets detect single stuck line faults multiple times, and thus have a higher probability of detecting complex defects. But current definitions of what constitutes a new test for a single stuck line fault do not leverage defect locality. Recent work has proposed a new metric to capture quality of a multiple-detect test set based on the number of unique states on lines in the physical neighborhood of a targeted line. This paper presents a new ATPG strategy that uses this metric to generate higher quality multiple-detect test sets.

REFERENCES

• 1: R. D. Blanton, "Methods for Characterizing, Generating Test Sequences for, and Simulating Integrated Circuit Faults Using Fault Tuples and Related Systems and Computer Program Products," Dec. 2004, U. S. Patent no. 6, 836, 856.
• 2: B. Keller, "Hierarchical Pattern Faults for Describing Logic Circuit Failure Mechanisms," 1994, U. S. Patent no. 5, 546, 408.
• 3: Siyad C. Ma , Piero Franco , Edward J. McCluskey, An Experimental Chip to Evaluate Test Techniques: Experiment Results, Proceedings of the IEEE International Test Conference on Driving Down the Cost of Test, p.663-672, October 21-25, 1995
• 4: A. Jain, "Arbitrary Defects;Modeling and Applications," Master's Thesis, Rutgers Univ., 1999.
• 5: R. D. Blanton, et al., "Analyzing the Effectiveness of Multiple-Detect Test Sets," ITC, pp. 876 --885, 2003.
• 6: S. Lee , B. Cobb , J. Dworak , M. Grimaila , M. Mercer, A New ATPG Algorithm to Limit Test Set Size and Achieve Multiple Detections of All Faults, Proceedings of the conference on Design, automation and test in Europe, p.94, March 04-08, 2002
• 7: B. Benware, et al., "Impact of Multiple-Detect Test Patterns on Product Quality," ITC, 2003.
• 8: Srikanth Venkataraman , Srihari Sivaraj , Enamul Amyeen , Sangbong Lee , Ajay Ojha , Ruifeng Guo, An Experimental Study of N-Detect Scan ATPG Patterns on a Processor, Proceedings of the 22nd IEEE VLSI Test Symposium, p.23, April 25-29, 2004
• 9: Huaxing Tang , Gang Chen , Sudhakar M. Reddy , Chen Wang , Janusz Rajski , Irith Pomeranz, Defect Aware Test Patterns, Proceedings of the conference on Design, Automation and Test in Europe, p.450-455, March 07-11, 2005 [doi>10.1109/DATE.2005.110]
• 10: I. Pomeranz and S. M. Reddy, "On N-Detection Test Sets and Variable N-Detection Test Sets for Transition Faults," IEEE Trans. on CAD of Integrated Circuits, vol. 19, no. 3, pp. 372--383, March 2002.
• 11: Kumar N. Dwarakanath , R. D. Blanton, Universal fault simulation using fault tuples, Proceedings of the 37th conference on Design automation, p.786-789, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337779]
• 12: W. Maly and J. Deszczka, "Yield Estimation Model for VLSI Artwork Evaluation," Electronic Letters, vol. 19, no. 6, pp. 226--227, March 1983.
• 13: Rao Desineni , Kumar N. a. Dwarkanath , R. D. (Shawn) Blanton, Universal Test Generation Using Fault Tuples, Proceedings of the 2000 IEEE International Test Conference, p.812, October 03-05, 2000

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Reliability, Verification

Keywords:
ATPG, N-detect, defects, multiple-detect, neighborhoods