A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy

ABSTRACT

Three-dimensional (3-D) integrated circuits have emerged as promising candidates to overcome the interconnect bottlenecks of nanometer scale designs. While they offer several other advantages, it is expected that the benefits from this technology can potentially be off-set by thermal considerations which impact chip performance and reliability. The work presented in this paper is the first attempt to study the performance benefits of 3-D technology under the influence of such thermal constraints. Using a processor-cache-memory system and carefully chosen applications encompassing different memory behaviors, the performance of 3-D architecture is compared with a conventional planar (2-D) design. It is found that the substantial increase in memory bus frequency and bus width contribute to a significant reduction in execution time with a 3-D design. It is also found that increasing the clock frequency translates into larger gains in system performance with 3-D designs than for planar 2-D designs in memory intensive applications. The thermal profile of the vertically stacked chip is generated taking into account the highly temperature sensitive leakage power dissipation. The maximum allowed operating frequency imposed by temperature constraint is shown to be lower for 3-D than for 2-D designs. In spite of these constraints, it is shown that the 3-D system registers large performance improvement for memory intensive applications.

REFERENCES

• 1: International Technology Roadmap for Semiconductors (ITRS), 2004 edition, (http://public.itrs.net/)
• 2: P. Gelsinger, 41st DAC Keynote, Design Automation Conference, 2004. (http://www.dac.com)
• 3: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 4: Shekhar Borkar, Low power design challenges for the decade (invited talk), Proceedings of the 2001 conference on Asia South Pacific design automation, p.293-296, January 2001, Yokohama, Japan [doi>10.1145/370155.370356]
• 5: K. Banerjee et al. "3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration," Proc of the IEEE, Vol. 89, pp. 602-- 633, 2001.
• 6: Arifur Rahman , Rafael Reif, System-level performance evaluation of three-dimensional integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.671-678, Dec. 2000 [doi>10.1109/92.902261]
• 7: W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005 [doi>10.1109/MDT.2005.136]
• 8: Annie (Yujuan) Zeng , James (JianQiang) Lu , Kenneth Rose , Ronald J. Gutmann, First-Order Performance Prediction of Cache Memory with Wafer-Level3D Integration, IEEE Design & Test, v.22 n.6, p.548-555, November 2005 [doi>10.1109/MDT.2005.138]
• 9: S.A. Kuhn et al., "Performance modeling of the interconnect structure of a three-dimensional integrated RISC processor/cache system," IEEE Trans. CPMT, Part B: Adv. Packag., Vol. 19, pp. 719--727, 1996.
• 10: M.B. Kleiner et al., "Performance improvement of the memory hierarchy of RISC-systems by application of 3-D technology, "Trans. CPMT, Part B: Adv. Packaging, Vol. 19, pp. 709 -- 718, 1996.
• 11: Christianto C. Liu , Ilya Ganusov , Martin Burtscher , Sandip Tiwari, Bridging the Processor-Memory Performance Gapwith 3D IC Technology, IEEE Design & Test, v.22 n.6, p.556-564, November 2005 [doi>10.1109/MDT.2005.134]
• 12: Philip Jacob , Okan Erdogan , Aamir Zia , Paul M. Belemjian , Russell P. Kraft , John F. McDonald, Predicting the Performance of a 3D Processor-Memory Chip Stack, IEEE Design & Test, v.22 n.6, p.540-547, November 2005 [doi>10.1109/MDT.2005.151]
• 13: S. Im and K. Banerjee, "Full Chip Thermal Analysis of Planar (2-D) and Vertically Integrated (3-D) High Performance ICs," IEDM, 2000, pp. 727--730.
• 14: A. Akturk et al., "Self-Consistent Modeling of Heating and MOSFET Performance in 3-D Integrated Circuits," IEEE TED, Vol. 52, pp. 2395--2403, 2005.
• 15: MicronTM 128Mb synchronous DRAM datasheet, 2001.
• 16: Vinodh Cuppu , Bruce Jacob , Brian Davis , Trevor Mudge, A performance comparison of contemporary DRAM architectures, Proceedings of the 26th annual international symposium on Computer architecture, p.222-233, May 01-04, 1999, Atlanta, Georgia, United States
• 17: K. Nabors and J. White, "FastCap: A Multipole Accelerated 3-D Capacitance Extraction Program", IEEE TCAD, Vol. 10, pp. 1447--1459, 1991.
• 18: R. Desikan et al., "Sim-alpha: a validated execution driven alpha 21264 simulator," Technical Report TR-01-23, Department of Computer Sciences, University of Texas at Austin, 2001.
• 19: D. Burger and T. M. Austin. "The SimpleScalar Tool Set Version 2.0," Technical Report 1342, Computer Sciences Department, University of Wisconsin--Madison, 1997.
• 20: P. Shivakumar and N. Jouppi. "CACTI 3.0: An integrated cache timing, power and area model," Technical Report, Compaq WRL, 2001.
• 21: J. L. Henning, "SPEC CPU2000".
• 22: A J KleinOsowski , David J. Lilja, MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research, IEEE Computer Architecture Letters, v.1 n.1, p.7, January 2006 [doi>10.1109/L-CA.2002.8]
• 23: Wm. A. Wulf , Sally A. McKee, Hitting the memory wall: implications of the obvious, ACM SIGARCH Computer Architecture News, v.23 n.1, p.20-24, March 1995 [doi>10.1145/216585.216588]
• 24: Kaustav Banerjee , Massoud Pedram , Amir H. Ajami, Analysis and optimization of thermal issues in high-performance VLSI, Proceedings of the 2001 international symposium on Physical design, p.230-237, April 01-04, 2001, Sonoma, California, United States [doi>10.1145/369691.369779]
• 25: A. H. Ajami et al., "Modeling and Analysis of Non-Uniform Substrate Temperature Effects on Global ULSI Interconnects," TCAD, Vol. 24, pp. 849--861, 2005.
• 26: K. Banerjee et al., "A self-consistent junction temperature estimation methodology for nanometer scale ICs with implications for performance and thermal management," IEEE IEDM, 2003, pp. 887--890.
• 27: Sheng-Chih Lin , Navin Srivastava , Kaustav Banerjee, A Thermally-Aware Methodology for Design-Specific Optimization of Supply and Threshold Voltages in Nanometer Scale ICs, Proceedings of the 2005 International Conference on Computer Design, p.411-416, October 02-05, 2005 [doi>10.1109/ICCD.2005.16]
• 28: S-C. Lin et al., "Analysis and Implications of IC Cooling for Deep Nanometer Scale CMOS Technologies," IEEE IEDM, 2005, pp. 1041--1044.
• 29: Michael K. Gowan , Larry L. Biro , Daniel B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, Proceedings of the 35th annual conference on Design automation, p.726-731, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277226]
• 30: Y. Zhang et al., "HotLeakage: A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects," Technical Report CS-2003-05, Dept. of Computer Science, Univ. of Virginia, 2003.
• 31: Yongsoo Joo , Yongseok Choi , Hojun Shim , Hyung Gyu Lee , Kwanho Kim , Naehyuck Chang, Energy exploration and reduction of SDRAM memory systems, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514138]
• 32: Peter Benkart , Alexander Kaiser , Andreas Munding , Markus Bschorr , Hans-Joerg Pfleiderer , Erhard Kohn , Arne Heittmann , Holger Huebner , Ulrich Ramacher, 3D Chip Stack Technology Using Through-Chip Interconnects, IEEE Design & Test, v.22 n.6, p.512-518, November 2005 [doi>10.1109/MDT.2005.125]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Design, Performance, Reliability

Keywords:
3D ICs, VLSI, performance modeling, processor-memory, thermal analysis, three dimensional, vertical integration