Chameleon ART: a non-optimization based analog design migration framework

ABSTRACT

Presented in this paper is a tool that automatically migrates analog designs from one process to another while keeping circuit and layout topologies. A netlist migration engine recalculates the new device dimensions in the target technology followed by a layout migration engine that compacts the design according to the new process design rules. The overall framework preserves design intelligence embedded in the original IP such as symmetry, hierarchy, placement and routing. The circuit migration engine, being very fast, can retarget large analog blocks in only a few minutes while giving same or better performance of the original design. The migration of 3 different circuits is presented to validate the overall methodology. These circuits have been fabricated and measured.

REFERENCES

• 1: R.R. Neff, P.R Gray, and A. Sangiovanni-Vincentelli, "A Module Generator for High-Speed CMOS Current Output Digital/Analog Converters", in IEEE J. of Solid State Circuits, Vol. 31, pp. 448--451, Mar. 1996.
• 2: K. Francken, and G. Gielen, "Methodology for Analog Technology Porting Including Performance Tuning", in Proc. IEEE Int. Symp. On Circuits and Systems, Vol. 1, pp. 415--418, May 1999.
• 3: E. Hennig, R. Sommer and L. Charlack, "An Automated Approach for Sizing Complex Analog Circuits in a Simulation-Based Flow", in Proc. ACM/IEEE Design Automation and Test in Europe, Designer Forum, pp. 230--234, Mar. 2002.
• 4: Seiji Funaba , Akihiro Kitagawa , Toshiro Tsukada , Goichi Yokomizo, A Fast and Accurate Method of Redesigning Analog Subcircuits for Technology Scaling, Analog Integrated Circuits and Signal Processing, v.25 n.3, p.299-307, Dec. 2000 [doi>10.1023/A:1008382032352]
• 5: Yang Xu , Kan-Lin Hsiung , Xin Li , Ivan Nausieda , Stephen Boyd , Lawrence Pileggi, OPERA: optimization with ellipsoidal uncertainty for robust analog IC design, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065746]
• 6: H. Graeb , S. Zizala , J. Eckmueller , K. Antreich, The sizing rules method for analog integrated circuit design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 7: Sambuddha Bhattacharya , Nuttorn Jangkrajarng , Roy Hartono , C.-J. Richard Shi, Correct-by-construction layout-centric retargeting of large analog designs, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996609]
• 8: Bayer, D-G.; and Weste, N. "Virtual Grid Compaction Using the Most Recent Layers Algorithm", in Proc. Int. Conf. on Computer-Aided Design, 1983, pp. 92--93.
• 9: A. E. Dunlop, SLIM-the translation of symbolic layouts into mask data, Proceedings of the 17th conference on Design automation, p.595-602, June 23-25, 1980, Minneapolis, Minnesota, United States [doi>10.1145/800139.804592]
• 10: Y. Eric Cho, A subjective review of compaction (tutorial session), Proceedings of the 22nd ACM/IEEE conference on Design automation, p.396-404, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317918]
• 11: Jianwen Zhu, Fang Fang, and Qianying Tang, "Calligrapher: A new layout-migration engine for hard intellectual property libraries," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, pp. 1347--1361, September 2005.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design, Performance

Keywords:
analog reuse, circuit sizing, design extraction, layout compaction, layout retargeting