NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture

ABSTRACT

Recent progress on nanodevices, such as carbon nanotubes and nanowires, points to promising directions for future circuit design. However, nanofabrication techniques are not yet mature, making implementation of such circuits, at least on a large scale, in the near future infeasible. However, if photo-lithography could be used to implement circuits using these nanodevices, then hybrid nano/CMOS chips could be fabricated and the benefits of nanotechnology could be utilized immediately. A startup company, called Nantero, has developed and implemented a non-volatile nanotube random-access memory (NRAM) using photo-lithography that is considerably faster and denser than DRAM, has much lower power consumption than DRAM or flash, has similar speed to SRAM and is highly resistant to environmental forces (temperature, magnetism). In this paper, we propose a novel high performance reconfigurable architecture, called NATURE, that utilizes CMOS logic and NRAMs. Use of the highly-dense NRAMs allows large on-chip configuration storage, enabling fine-grain run-time reconfiguration and temporal logic folding of a circuit before being mapped to the architecture. This can significantly increase the logic density of NATURE (by over an order of magnitude for larger circuits) while remaining competitive in performance. Compared to traditional reconfigurable architectures, NATURE also allows the designer the flexibility to adjust the level of logic folding in order to improve performance or perform area-performance trade-offs. Experimental results establish its efficacy and give comparisons with today's mainstream FPGA technology which does not allow logic folding.

REFERENCES

• 1: "Semiconductor Industries Association Roadmap." http://public.itrs.net
• 2: A. Javey et al., "Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics," Nano Letters, vol. 4, pp. 447--450, Mar. 2004.
• 3: Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005 [doi>10.1109/ICCD.2005.21]
• 4: Michael Butts , Andrée DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774636]
• 5: Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden
• 6: Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968299]
• 7: D. B. Strukov and K. K. Likharev, "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, pp. 888--900, Mar. 2005.
• 8: "Nantero," http://www.nantero.com.
• 9: Scott Hauck , Thomas W. Fry , Matthew M. Hosler , Jeffrey P. Kao, The chimaera reconfigurable functional unit, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.206-217, February 2004 [doi>10.1109/TVLSI.2003.821545]
• 10: B. Mei et al., "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in Proc. Field-Programmable Logic and Applications, Aug. 2003, pp. 61--70.
• 11: S. Trimberger , D. Carberry , A. Johnson , J. Wong, A time-multiplexed FPGA, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.22, April 16-18, 1997
• 12: Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000 [doi>10.1109/2.839324]
• 13: S. Lai, "Current status of the phase change memory and its future," in Proc. Int. Electron Devices Meeting, Dec. 2003, pp. 10.1.1--10.1.4.
• 14: S. Tehrani et al., "Magnetoresistive random access memory using magnetic tunnel junctions," Proc. IEEE, vol. 91, pp. 703--714, May 2003.
• 15: G. R. Fox, F. Chu, and T. Davenport, "Current and future ferroelectric non-volatile memory technology," J. Vaccum Science Technology B., vol. 19, pp. 1967--1971, Sept. 2001.
• 16: W. Hoenlein, "New prospects for microelectronics: Carbon nanotubes," The Japan Society of Applied Physics, vol. 41, pp. 4370--4374, June 2002.
• 17: T. Rueckes et al., "Carbon nanotube-based nonvolatile random access memory for molecular computing," Science, vol. 289, pp. 94--97, July 2000.
• 18: P. J. Burke, "An RF circuit model for carbon nanotubes," IEEE Trans. Nanotechnology, vol. 2, pp. 55--58, Mar. 2003.
• 19: Vaughn Betz , Jonathan Rose, FPGA routing architecture: segmentation and buffering to optimize speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.59-68, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296428]
• 20: G. Stix, "Nanotubes in the clean room," Scientific American, pp. 82--85, Feb. 2005.
• 21: J. Rose et al., "Architecture of field-programmable gate arrays," Proc. IEEE, vol. 81, pp. 1013--1029, July 1993.
• 22: Vaughn Betz , Jonathan Rose, How Much Logic Should Go in an FPGA Logic Block?, IEEE Design & Test, v.15 n.1, p.10-15, January 1998 [doi>10.1109/54.655177]
• 23: Paul Chow , Jonathan Rose , Soon Ong Seo , Kevin Chung , Gerard Páez-Monzón , Immanuel Rahardja, The design of an SRAM-based field-programmable gate array—part I: architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.191-197, June 1999 [doi>10.1109/92.766746]
• 24: Russell Tessier , Heather Giza, Balancing Logic Utilization and Area Efficiency in FPGAs, Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications, p.535-544, August 27-30, 2000

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Advanced technologies

General Terms:
Design, Performance

Keywords:
NRAM, logic folding, run-time reconfiguration