| FLAW: FPGA lifetime awareness |
| Full text |
Pdf
(814 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 43rd annual Design Automation Conference
table of contents
San Francisco, CA, USA
SESSION: Session 36: electrical and thermal issues in FPGAS
table of contents
Pages: 630 - 635
Year of Publication: 2006
ISBN:1-59593-381-6
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 10, Downloads (12 Months): 35, Citation Count: 0
|
|
|
ABSTRACT
Aggressive scaling of technology has an adverse impact on the reliability of VLSI circuits. Apart from increasing transient error susceptibility, the circuits also become more vulnerable to permanent damage and failures due to different physical phenomenon. Such concerns have been recently demonstrated for regular micro-architectures. In this work we demonstrate the vulnerability of Field Programmable Gate Arrays (FPGA)s to two different types of hard errors, namely, Time Dependent Dielectric Breakdown (TDDB) and Electro-migration. We also analyze the performance degradation of FPGAs over time caused by Hot Carrier Effects (HCE). We also propose three novel techniques to counter such aging based failures and increase the lifetime of the device.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
P. K. Samudrala, J. Ramos, and S. Katkoori "Selective Triple Modular Redundancy for SEU Mitigation in FPGAs" In Proceedings of Military and Aerospace Applications of Programmable Logic and Devices (MAPLD), 2003.
|
| |
2
|
S. Mahapatra, V. R. Rao, B. Cheng, M. Khare, C. D. Parikh, J. C. S. Woo and J. M. Vasi. "Performance and hot-carrier reliability of 100 nm channel lengthjet vapor deposited Si3N4 MNSFETs" IEEE Transactions on Electron Devices, vol.48, (no.4), April 2001. p.679--84.
|
| |
3
|
E. Rosenbaum, P. M. Lee, R. Moazzami, P. K. Ko and C. Hu "Circuit reliability simulator - oxide breakdown module" International Electron Devices Manufacturing Technology Digest, p. 331, 1989.
|
| |
4
|
J. H. Stathis "Reliability limits for the Gate Insulator in CMOS Technology" In IBM journal of R&D, Vol. 46, 2002.
|
| |
5
|
|
| |
6
|
|
| |
7
|
X. Xuan, A. Chatterjee, and A. D. Singh "Local Redesign for Reliability of CMOS Digital Circuits Under Device Degradation" In proceedings of International Reliability Physics Symposium(IRPS), 2004.
|
 |
8
|
|
| |
9
|
"www.xilinx.com" Xilinx product datasheet for Virtex-II.
|
 |
10
|
|
| |
11
|
"Critical Reliability Challenges for the International Technology Roadmap for Semiconductors" In International Sematech Technology transfer 03024377A-TR, 2003.
|
 |
12
|
|
| |
13
|
E. Keller "JRoute: A Run-Time Routing API for FPGA Hardware." In Proceedings of Seventh Reconfigurable Architectures Workshop (RAW) , 2000.
|
| |
14
|
"BPTM 65nm: Berkeley Predictive Technology Model."
|
| |
15
|
|
| |
16
|
Y. S. Jean and C. Y. Wu "The threshold-voltage model of MOSFET devices with localized interface charge" In Proceedings of IEEE Transactions on Electron Devices, 1997.
|
|