A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip

ABSTRACT

With the growing complexity in consumer embedded products and the improvements in process technology, Multi-Processor System-On-Chip (MPSoC) architectures have become widespread. These new systems are complex to design as they must execute multiple complex applications (e.g. video processing, 3D games), while meeting additional design constraints (e.g. energy consumption or time-to-market). Moreover, the rise of temperature in the die for MPSoC components can seriously affect their final performance and reliability. Therefore, mechanisms to efficiently evaluate complete HW/SW MPSoC designs in terms of energy consumption, temperature, performance and other key metrics are needed. In this paper, we present a new HW/SW FPGA-based emulation framework that allows designers to rapidly extract a number of critical statistics from processing cores, memories and interconnection systems being emulated on a FPGA. This information is then used to interact in real-time with a SW thermal model running on a host computer via an Ethernet port. The results show speed-ups of three orders of magnitude compared to cycle-accurate MPSoC simulators, which enable a very fast exploration of a large range of MPSoC design alternatives at the cycle-accurate level. Finally, our HW/SW framework allows designers to test run-time thermal management strategies with real-life inputs without any loss in the performance of the emulated system.

REFERENCES

• 1: A. Jerraya, et al. Multiprocessor SoCs. Morgan Kaufmann, 2005.
• 2: Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004 [doi>10.1145/980152.980157]
• 3: Luca Benini , Davide Bertozzi , Alessandro Bogliolo , Francesco Menichelli , Mauro Olivieri, MPARM: Exploring the Multi-Processor SoC Design Space with SystemC, Journal of VLSI Signal Processing Systems, v.41 n.2, p.169-182, September 2005 [doi>10.1007/s11265-005-6648-1]
• 4: Gunnar Braun , Andreas Wieferink , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Achim Nohl, Processor/Memory Co-Exploration on Multiple Abstraction Levels, Proceedings of the conference on Design, Automation and Test in Europe, p.10966, March 03-07, 2003
• 5: Cadence Palladium II, 2005. http://www.cadence.com.
• 6: ARM integrator AP, 2004. http://www.arm.com.
• 7: Emulation and Verification Engineering. Zebu Xl and ZV models, 2005. http://www.eve-team.com.
• 8: ARM. PrimeXSys platform architecture and methodologies, white paper. Technical report, 2004.
• 9: M. Graphics. Platform express and primecell, 2003. http://www.mentor.com/.
• 10: Synopsys. Realview Maxsim ESL environment, 2003. http://www.synopsys.com/.
• 11: Mario Diaz Nava , Patrick Blouet , Philippe Teninge , Marcello Coppola , Tarek Ben-Ismail , Samuel Picchiottino , Robin Wilson, An Open Platform for Developing Multiprocessor SoCs, Computer, v.38 n.7, p.60-67, July 2005 [doi>10.1109/MC.2005.218]
• 12: Yuichi Nakamura , Kouhei Hosokawa , Ichiro Kuroda , Ko Yoshikawa , Takeshi Yoshimura, A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996655]
• 13: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 14: J. Srinivasan, et al. Predictive Dynamic Thermal Management for Multimedia Applications. Proc. HPCA, 2001.
• 15: Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States [doi>10.1145/360128.360149]
• 16: Antoine Jalabert , Srinivasan Murali , Luca Benini , Giovanni De Micheli, ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20884, February 16-20, 2004
• 17: R. W. Floyd, et al. Adaptive algorithm for spatial gray scale. Proc. ISDT, 1985.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Design, Measurement, Performance

Keywords:
FPGA, MPSoC, emulation, thermal studies