Leakage power reduction of embedded memories on FPGAs through location assignment

ABSTRACT

Transistor leakage is poised to become the dominant source of power dissipation in digital systems, and reconfigurable devices are not immune to this problem. Modern FPGAs already have a significant amount of memory on the die, and with each generation the proportion of embedded memory to logic cells is growing. While assigning high V_th can limit the leakage power, embedded memory timing is critical to performance and will draw an increasingly significant amount of leakage current. However, unlike in many processor based systems, on-chip memory accesses are often fully deterministic and completely under the control of the scheduler. In this paper we explore a variety of techniques to battle the problem of leakage in FPGA embedded memories that range in complexity and effectiveness. Through the addition of sleep and drowsy modes, controlled by the scheduler, the amount of leakage power can be reduced by several orders of magnitude. We show how even very simple schemes offer large amounts of benefit, and that further reductions are possible through careful leakage-aware data placement.

REFERENCES

• 1: Altera press releases and device data sheets. http://www.altera.com.
• 2: Xilinx press releases and device data sheets. http://www.xilinx.com.
• 3: A. Gayasen , Y. Tsai , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , T. Tuan, Reducing leakage energy in FPGAs using region-constrained placement, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968289]
• 4: Jason H. Anderson , Farid N. Najm , Tim Tuan, Active leakage power optimization for FPGAs, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968287]
• 5: Paul M. Embree , Bruce Kimble, C language algorithms for digital signal processing, Prentice-Hall, Inc., Upper Saddle River, NJ, 1991
• 6: Puneet Gupta , Andrew B. Kahng , Puneet Sharma , Dennis Sylvester, Selective gate-length biasing for cost-effective runtime leakage control, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996661]
• 7: M. Kandemir , M. J. Irwin , G. Chen , I. Kolcu, Banked scratch-pad memory management for reducing leakage energy consumption, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.120-124, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382555]
• 8: Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden
• 9: K. S. Khouri and N. K. Jha. Leakage power analysis and reduction during behavioral synthesis. IEEE Trans. on VLSI, 10(6), Dec. 2002.
• 10: Nam Sung Kim , Krisztian Flautner , David Blaauw , Trevor Mudge, Circuit and microarchitectural techniques for reducing cache leakage power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.167-184, February 2004 [doi>10.1109/TVLSL.2003.821550]
• 11: F. J. Kurdahi , A. C. Parker, REAL: a program for REgister ALlocation, Proceedings of the 24th ACM/IEEE conference on Design automation, p.210-215, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37920]
• 12: Eric Kusse , Jan Rabaey, Low-energy embedded FPGA structures, Proceedings of the 1998 international symposium on Low power electronics and design, p.155-160, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280873]
• 13: Dongwoo Lee , David Blaauw , Dennis Sylvester, Gate oxide leakage current analysis and reduction for VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.155-166, February 2004 [doi>10.1109/TVLSI.2003.821553]
• 14: F. Li and L. He. Power modeling and characteristics of field programmable gate arrays. IEEE Trans. on Computer-aided design, 24(11):1712--1724, Nov. 2005.
• 15: Fei Li , Yan Lin , Lei He , Jason Cong, Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968288]
• 16: Y. Daniel Liang , G. K. Manacher, An O(nlogn) algorithm for finding minimal path cover in circular-arc graphs, Proceedings of the 1993 ACM conference on Computer science, p.390-397, February 16-18, 1993, Indianapolis, Indiana, United States [doi>10.1145/170791.170879]
• 17: Jinfeng Liu , P. H. Chou, Optimizing mode transition sequences in idle intervals for component-level and system-level energy minimization, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.21-28, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382537]
• 18: M. Mamidipaka and N. Dutt. ecacti: An enhanced power estimation model for on-chip caches. Technical Report Tech. Report TR-04-28, UC. Irvine, Sept. 2004.
• 19: Yan Meng , Andrew P. Brown , Ronald A. Iltis , Timothy Sherwood , Hua Lee , Ryan Kastner, MP core: algorithm and design techniques for efficient channel estimation in wireless applications, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065658]
• 20: Yan Meng , Timothy Sherwood , Ryan Kastner, On the Limits of Leakage Power Reduction in Caches, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.154-165, February 12-16, 2005 [doi>10.1109/HPCA.2005.23]
• 21: Arifur Rahman , Vijay Polavarapuv, Evaluation of low-leakage design techniques for field programmable gate arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968285]
• 22: K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proceedings of the IEEE, 91(2), Feb. 2003.
• 23: Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503072]
• 24: T. Tuan and B. Lai. Leakage power analysis of a 90nm FPGA. In CICC, 2003.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.0 General

Additional Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Algorithms, Design, Experimentation, Performance

Keywords:
embedded memory, leakage power, location assignment