Systematic temperature sensor allocation and placement for microprocessors

ABSTRACT

Modern high performance processors employ advanced techniques for thermal management, which rely on accurate readings of on-die thermal sensors. As the importance of thermal effects on reliability and performance of integrated circuits increases careful planning and embedding of thermal monitoring mechanisms into these systems will be crucial. Systematic tools for analysis of thermal behavior and determination of best allocation and placement of thermal sensing elements is therefore a highly relevant problem. In this paper, we propose novel optimization techniques for determining the optimal locations and allocations for thermal sensors to provide a high fidelity thermal profile of a complex microprocessor system. Our algorithm identifies an optimal physical location for each sensor such that the sensor's the attraction towards steep thermal gradient is maximized. We also present a hybrid allocation and placement strategy showing the trade-offs associated with number of sensors used and expected accuracy. Our results show that our tool is able to create a sensor distribution for a given microprocessor architecture providing thermal measurements with maximum error of 3.18°C and average maximum error of 1.63°C across a wide set of applications.

REFERENCES

• 1: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 2: J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382591]
• 3: Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996800]
• 4: Sankaranarayanan, K., et al., A Case for Thermal-Aware Floorplanning at the Microarchitectural Level. The Journal of Instruction-Level Parallelism, 2005. 7: p. 1--16.
• 5: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 6: Rotem, E., et al. Analysis of Thermal Monitor features of the Intel® Pentium® M Processor. in TACS Workshop. 2004.
• 7: Joachim Clabes , Joshua Friedrich , Mark Sweet , Jack DiLullo , Sam Chu , Donald Plass , James Dawson , Paul Muench , Larry Powell , Michael Floyd , Balaram Sinharoy , Mike Lee , Michael Goulet , James Wagoner , Nicole Schwartz , Steve Runyon , Gary Gorman , Phillip Restle , Ronald Kalla , Joseph McGill , Steve Dodson, Design and implementation of the POWER5™ microprocessor, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996749]
• 8: Krinitsin, V. Pentium 4 and Athlon XP: Thermal Conditions. http://www.digit-life.com/articles/pentium4athlonxpthermalmanagement/.
• 9: SPEC-CPU2000. Standard Performance Evaluation Council, Performance Evaluation in the New Millennium, Version 1.1. 2000.
• 10: Powell, M.D., et al. Heat-and-Run: Leveraging SMT and CMP to Manage Power Density Through the Operating System. in ASPLOS. 2004.
• 11: Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871561]
• 12: Pedro Chaparro , Grigorios Magklis , Jose Gonzalez , Antonio Gonzalez, Distributing the Frontend for Temperature Reduction, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.61-70, February 12-16, 2005 [doi>10.1109/HPCA.2005.12]
• 13: Kyeong-Jae Lee , Kevin Skadron , Wei Huang, Analytical Model for Sensor Placement on Microprocessors, Proceedings of the 2005 International Conference on Computer Design, p.24-30, October 02-05, 2005 [doi>10.1109/ICCD.2005.23]
• 14: Gunther, S., et al., Managing the Impact of Increasing Microprocessor Power Consumption. Intel Technology Journal, February 2001.
• 15: Bratek, P. and A. Kos. Temperature Sensors Placement Strategy for Fault Diagnosis in Integrated Circuits. in SEMI-THERM. 2001.
• 16: Meguerdichian, S., et al. Coverage Problems in Wireless Ad-hoc Sensor Networks. in INFOCOM. 2001.
• 17: Chvatal, V., A Combinatorial Theorem in Plane Geometry. Journal of Combinatorial Theory 1975. 18: p. 39--41.
• 18: Naveed A. Sherwani, Algorithms for VLSI Physical Design Automation, Kluwer Academic Publishers, Norwell, MA, 1995
• 19: MacQueen, J. Some Methods for Classification and Analysis of Multivariate Observations. in Fifth Berkeley Symposium on Mathematical Statistics and Probability. 1967.
• 20: Johnsy K. John , Jie S. Hu , Sotirios G. Ziavras, Optimizing the Thermal Behavior of Subarrayed Data Caches, Proceedings of the 2005 International Conference on Computer Design, p.625-630, October 02-05, 2005 [doi>10.1109/ICCD.2005.81]
• 21: Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden
• 22: Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997 [doi>10.1145/268806.268810]
• 23: Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
• 24: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Algorithms, Experimentation, Measurement

Keywords:
allocation, placement, sensor, temperature