Gate sizing: finFETs vs 32nm bulk MOSFETs

ABSTRACT

FinFET devices promise to replace traditional MOSFETs because of superior ability in controlling leakage and minimizing short channel effects while delivering a strong drive current. We investigate in this paper gate sizing of finFET devices, and we provide a comparison with 32nm bulk CMOS. Wider finFET devices are built utilizing multiple parallel fins between the source and drain. Independent gating of the finFET's double gates allows significant reduction in leakage current. We perform temperature-aware circuit optimization by modeling delay using temperature-dependent parameters, and by imposing constraints that limit the maximum allowable number of parallel fins. We show that finFET circuits are superior in performance and produce less static power when compared to 32nm circuits.

REFERENCES

• 1: Fadi A. Aloul , Soha Hassoun , Karem A. Sakallah , David Blaauw, Robust SAT-Based Search Algorithm for Leakage Power Reduction, Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation, p.167-177, September 11-13, 2002
• 2: Hari Ananthan , Aditya Bansal , Kaushik Roy, FinFET SRAM " Device and Circuit Design Considerations, Proceedings of the 5th International Symposium on Quality Electronic Design, p.511-516, March 22-24, 2004
• 3: Kerry Bernstein , Ching-Te Chuang , Rajiv Joshi , Ruchir Puri, Design and CAD Challenges in sub-90nm CMOS Technologies, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.129, November 09-13, 2003 [doi>10.1109/ICCAD.2003.54]
• 4: Stephen Boyd , Lieven Vandenberghe, Convex Optimization, Cambridge University Press, New York, NY, 2004
• 5: GAMS Development Corp. "The Solver Manuals", 2005.
• 6: D. Fried, E. Nowak, J. Kedzierski, J. Dusterr, and K. Kornegay. "A Fin-Type Independent-Double-Gate NFET". Device Research Conference, pages 45--6, 2003.
• 7: Joel Grodstein , Eric Lehman , Heather Harkness , Bill Grundmann , Yosinatori Watanabe, A delay model for logic synthesis of continuously-sized networks, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.458-462, November 05-09, 1995, San Jose, California, United States
• 8: SOI Group. "UFDG MOSFET Model (Ver. 3.1)". University of Florida, Gainesville, FL 32611, 2006.
• 9: Discrete drive selection for continuous sizing, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.110, October 12-15, 1997
• 10: D. Hisamoto, W.-C. Lee, J. Kedzierski, E. Anderson, H. Takeuchi, K. Asano, T.-J. King, J. Bokor, and C. Hu. "A folded-channel MOSFET for deep-sub tenth micron era". International Electron Devices Meeting 1998. Technical Digest, pages 1032--4, 1998.
• 11: Y. Ju and K. Goodson. "Phonon Scattering in Silicon Films of Thickness Below 100 nm". Applied Physics Letters, 74:3005--7, 1999.
• 12: M. Lundstrom and Z. Ren. "Essential Physics of Carrier Transport in Nanoscale MOSFETs". IEEE Trans. on Electron Devices, 49(1):133--41, January 2002.
• 13: Saibal Mukhopadhyay , Arijit Raychowdhury , Kaushik Roy, Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775877]
• 14: "Predictive Technology Model (PTM), http://www.eas.asu.edu/~ptm", 2006.
• 15: Ivan Sutherland , Bob Sproull , David Harris, Logical effort: designing fast CMOS circuits, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1999
• 16: J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and V. De. "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage". IEEE Journal of Solid-State Circuits, 37:1396, 2002.
• 17: Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006 [doi>10.1109/ISQED.2006.91]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Design

Keywords:
FinFET, gate sizing, thermal modeling