ACM Home Page
Please provide us with feedback. Feedback
Programming models and HW-SW interfaces abstraction for multi-processor SoC
Full text PdfPdf (672 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 43rd annual Design Automation Conference table of contents
San Francisco, CA, USA
SESSION: Session 16: special session: MPSOC design tools table of contents
Pages: 280 - 285  
Year of Publication: 2006
ISBN:1-59593-381-6
Authors
Ahmed A. Jerraya  TIMA Laboratory, Grenoble CEDEX, France
Aimen Bouchhima  TIMA Laboratory, Grenoble CEDEX, France
Frédéric Pétrot  TIMA Laboratory, Grenoble CEDEX, France
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 13,   Downloads (12 Months): 140,   Citation Count: 9
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1146909.1146981
What is a DOI?

ABSTRACT

For the design of classic computers the Parallel programming concept is used to abstract HW/SW interfaces during high level specification of application software. The software is then adapted to an existing multiprocessor platforms using a low level software layers that implement the programming model. Unlike classic computers, the design of heterogeneous MPSoC includes also building the processors and other kind of hardware components required to execute the software. In this case, the programming model hides both hardware and software refinements. This paper deals with parallel programming models to abstract both hardware and software Interfaces in the case of heterogeneous MPSoC design. Different abstraction levels will be needed. For the long term, the use of higher level programming models will open new vistas for optimization and architecture exploration like CPU/RTOS tradeoffs.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
J. Turley. Survey says: Software tools more important than Chips. Embedded Systems Design Journal. 4-11-2005.
 
2
H. Jones. Analysis of the relationship between EDA Expenditures and Competitive Positioning of IC Vendors for 2003. http://www.edac.org/resources_profitability.jsp
 
3
 
4
 
5
W. Wolf. High-Performance Embedded Computing. Morgan Kaufman. 2006
6
 
7
 
8
P. Paulin, C. Pilkington, M. Langevin, E. Bensoudane, D. Lyonnard, O. Benny, B. Lavigueur, D. Lo, G. Beltrame, V. Gagne, G. Nicolescu. Parallel Programming Models for a Multi-Processor SoC Platform Applied to Networking and Multimedia. IEEE Transactions on VLSI Journal, 2006.
 
9
M. Zitterbart, "A Model for Flexible High performance Communication Subsystems", IEEE Journal on selected areas in communication, VOL. 11, NO, 4, MAY 1993.
10
 
11
F. Ghenassia. Transaction-Level Modeling with SystemC. TLM Concepts and Applications for Embedded Systems. Springer, 2005, ISBN 0-387-26232-6.
12
 
13
 
14
 
15
 
16
A. Bouchhima, L. Kriaa, W. Youssef, P. Gerin, F. Pétrot, A. A. Jerraya. A Unified HW/SW Interface Refinement Approach for MPSoC Design. In Proceedings of The 4th International IEEE-NEWCAS Conference NEWCAS 2006, Gatineau, Canada, June 18-21, 2006.
 
17
C. Rowen. Engineering the Complex SoC. Prentice Hall, 2004.

CITED BY  9

Collaborative Colleagues:
Ahmed A. Jerraya: colleagues
Aimen Bouchhima: colleagues
Frédéric Pétrot: colleagues