Overview of the MPSoC design challenge

ABSTRACT

We review the design challenges faced by MPSoC designers at all levels. Starting at the application level, there is a need for programming models and communications APIs that allow applications to be easily re-configured for many different possible architectures without tedious rewriting, while at the same time ensuring efficient production code. Synchronisation and control of task scheduling may be provided by RTOS's or other scheduling methods, and the choice of programming and threading models, whether symmetric or asymmetric, has a heavy influence on how best to control task or thread execution. Debugging MP systems for the typical application developer becomes a much more complex job, when compared to traditional single-processor debug, or the debug of simple MP systems that are only very loosely coupled. The interaction between the system, applications and software views, and processor configuration and extension, adds a new dimension to the problem space. Zeroing in on the optimal solution for a particular MPSoC design demands a multi-disciplinary approach. After reviewing the design challenges, we end by focusing on the requirements for design tools that may ameliorate many of these issues, and illustrate some of the possible solutions, based on experiments.

REFERENCES

• 1: Ahmed Jerraya and Wayne Wolf (editors), Multiprocessor Systems-on-Chip, Elsevier Morgan Kaufmann, San Francisco, California, 2005.
• 2: Chris Rowen and Steve Leibson. Engineering the Complex SOC. Prentice-Hall PTR, 2004.
• 3: Steve Leibson , James Kim, Configurable Processors: A New Era in Chip Design, Computer, v.38 n.7, p.51-59, July 2005 [doi>10.1109/MC.2005.226]
• 4: Ruth Ivimey-Cook, "Legacy of the transputer", in B.M. Cook (editor), Architectures, Languages and Techniques, IOS Press, 1999.
• 5: Richard Goering, "Multicore design strives for balance... but programming, debug tools complicate adoption", Electronics Engineering Times, March 27, 2006.
• 6: Kang Su Gatlin, Trials and tribulations of debugging concurrency, Queue, v.2 n.7, October 2004 [doi>10.1145/1035594.1035623]
• 7: Matthias Gries and Kurt Keutzer (editors). Building ASIPs: The MESCAL Methodology. Springer, 2005.
• 8: PEAS-III: An ASIP Design Environment, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.430, September 17-20, 2000
• 9: Grant Martin, "ESL Requirements for Configurable Processor-based Embedded System Design", IP-SoC 2005, Grenoble, France, pp. 15--20.
• 10: http://www.eclipse.org
• 11: http://www.spiritconsortium.org
• 12: Frank Ghenassia (editor), Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems, Springer, 2005.
• 13: Pieter van der Wolf , Erwin de Kock , Tomas Henriksson , Wido Kruijtzer , Gerben Essink, Design and Programming of Embedded Multiprocessors: An Interface-Centric Approach, Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'04), p.206-217, September 08-10, 2004 [doi>10.1109/CODES+ISSS.2004.17]
• 14: Pierre Paulin, et. al., "Application of a multi-processor SoC platform to high-speed packet forwarding", DATE 2004, Volume 3, pp. 58--63.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Multiple-instruction-stream, multiple-data-stream processors (MIMD); Single-instruction-stream, multiple-data-stream processors (SIMD)

General Terms:
Design, Experimentation, Languages, Measurement, Performance, Verification

Keywords:
MPSoC, multi-processor system-on-chip, system-level design