Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration

ABSTRACT

Pareto surfaces in the performance space determine the range of feasible performance values for a circuit topology in a given technology. We present a non-dominated sorting based global optimization algorithm to generate the nominal pareto front efficiently using a simulator-in-a-loop approach. The solutions on this pareto front combined with efficient Monte Carlo approximation ideas are then used to compute the yield-aware pareto fronts. We show experimental results for both the nominal and yield-aware pareto fronts for power and phase noise for a voltage controlled oscillator (VCO) circuit. The presented methodology computes yield-aware pareto fronts in approximately 5-6 times the time required for a single circuit synthesis run and is thus practically efficient. We also show applications of yield-aware paretos to find the optimal VCO circuit to meet the system level specifications of a phase locked loop.

REFERENCES

• 1: Spectre simulator from Cadence. http://www.cadence.com.
• 2: High-performance CMOS-amplifier design uses front-to-back analog flow. A. H. Shah and S. Dugalleix and F. Lemery, EDN, 2002.
• 3: E. Ochotta, R. Rutenbar, and L. Carley. Synthesis of high performance analog circuits in astrx/oblx. TCAD, 15:273--294, 1996.
• 4: K. T. Fang, K. Fang, and L. Runze. Design and Modeling for Computer Experiments. CRC Press, October 2005.
• 5: Ramesh Harjani , Jianfeng Shao, Feasibility and performance region modeling of analog and digital circuits, Analog Integrated Circuits and Signal Processing, v.10 n.1-2, p.23-43, June/July 1996 [doi>10.1007/BF00713977]
• 6: Indraneel Das , J. E. Dennis, Normal-Boundary Intersection: A New Method for Generating the Pareto Surface in Nonlinear Multicriteria Optimization Problems, SIAM Journal on Optimization, v.8 n.3, p.631-657, 1998 [doi>10.1137/S1052623496307510]
• 7: K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan. A fast and elitist multiobjective genetic algorithm: NSGA-II. In Trans. on Evolutionary Computation, number 2, pages 182--197, April 2002.
• 8: K. Kundert. Predicting the phase noise and jitter of PLL based frequency synthesizers. http://www.designers-guide.org.
• 9: Wim Kruiskamp , Domine Leenaerts, DARWIN: CMOS opamp synthesis by means of a genetic algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.433-438, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217566]
• 10: Hongzhou Liu , Amit Singhee , Rob A. Rutenbar , L. Richard Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514030]
• 11: S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi. Optimization by simulated annealing. Science, (671--680), 1983.
• 12: Saurabh K. Tiwary , Rob A. Rutenbar, Scalable trajectory methods for on-demand analog macromodel extraction, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065686]
• 13: S. K. Tiwary, S. Velu, R. A. Rutenbar, and T. Mukherjee. Pareto optimal modeling for efficient PLL optimization. In Modeling and Simulation of Microsystems, Nanotech, pages 195--198, 2004.
• 14: G. Stehr, H. Graeb, and K. Antreich. Feasibility regions and their significance to the hierarchical optimization of analog and mixedsignal systems. In Intl. Series of Numerical Mathematics, pages 167--184, 2003.
• 15: Guido Stehr , Helmut Graeb , Kurt Antreich, Performance trade-off analysis of analog circuits by normal-boundary intersection, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776073]
• 16: T. K. Ogawa and K. Kundert. VCO jitter simulation and its comparision with measurements. In ASP-DAC, Jan. 1999.
• 17: David Allen Van Veldhuizen , Gary B. Lamont, Multiobjective evolutionary algorithms: classifications, analyses, and new innovations, 1999
• 18: William H. Press , William T. Vetterling , Saul A. Teukolsky , Brian P. Flannery, Numerical Recipes in C++: the art of scientific computing, 2001
• 19: Eckart Zitzler , Kalyanmoy Deb , Lothar Thiele, Comparison of Multiobjective Evolutionary Algorithms: Empirical Results, Evolutionary Computation, v.8 n.2, p.173-195, June 2000 [doi>10.1162/106365600568202]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design

Keywords:
optimization, pareto surfaces, performance space, yield