| Processing-in-memory technology for knowledge discovery algorithms |
| Full text |
Pdf
(197 KB)
|
| Source
|
Data Management On New Hardware
archive
Proceedings of the 2nd international workshop on Data management on new hardware
table of contents
Chicago, Illinois
SESSION: Data mining, knowledge discovery & OLTP
table of contents
Article No. 2
Year of Publication: 2006
ISBN:1-59593-466-9
|
|
Authors
|
|
Jafar Adibi
|
USC Information Sciences Institute, Marina del Rey, CA
|
|
Tim Barrett
|
USC Information Sciences Institute, Marina del Rey, CA
|
|
Spundun Bhatt
|
USC Information Sciences Institute, Marina del Rey, CA
|
|
Hans Chalupsky
|
USC Information Sciences Institute, Marina del Rey, CA
|
|
Jacqueline Chame
|
USC Information Sciences Institute, Marina del Rey, CA
|
|
Mary Hall
|
USC Information Sciences Institute, Marina del Rey, CA
|
|
| Sponsor |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 2, Downloads (12 Months): 21, Citation Count: 1
|
|
|
ABSTRACT
The goal of this work is to gain insight into whether processing-in-memory (PIM) technology can be used to accelerate the performance of link discovery algorithms, which represent an important class of emerging knowledge discovery techniques. PIM chips that integrate processor logic into memory devices offer a new opportunity for bridging the growing gap between processor and memory speeds, especially for applications with high memory-bandwidth requirements. As LD algorithms are data-intensive and highly parallel, involving read-only queries over large data sets, parallel computing power extremely close (physically) to the data has the potential of providing dramatic computing speedups. For this reason, we evaluated the mapping of LD algorithms to a processing-in-memory (PIM) workstation-class architecture, the DIVA/Godiva hardware testbeds developed by USC/ISI. Accounting for differences in clock speed and data scaling, our analysis shows a performance gain on a single PIM, with the potential for greater improvement when multiple PIMs are used. Measured speedups of 8x are shown on two additional bandwidth benchmarks, even though the Itanium-2 has a clock rate 6X faster.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
J. Adibi, H. Chalupsky, E. Melz and A. Valente. The KOJAK Group Finder: Connecting the Dots via Integrated Knowledge-Based and Statistical Reasoning. Innovative Applications of Artificial Intelligence Conf., IAAI 2004.
|
 |
2
|
Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.78-89, May 22-24, 1996, Philadelphia, Pennsylvania, United States
|
 |
3
|
Jeff Draper , Jacqueline Chame , Mary Hall , Craig Steele , Tim Barrett , Jeff LaCoss , John Granacki , Jaewook Shin , Chun Chen , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, The architecture of the DIVA processing-in-memory chip, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
[doi> 10.1145/514191.514197]
|
| |
4
|
|
| |
5
|
|
 |
6
|
Mary Hall , Peter Kogge , Jeff Koller , Pedro Diniz , Jacqueline Chame , Jeff Draper , Jeff LaCoss , John Granacki , Jay Brockman , Apoorv Srivastava , William Athas , Vincent Freeh , Jaewook Shin , Joonseok Park, Mapping irregular applications to DIVA, a PIM-based data-intensive architecture, Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM), p.57-es, November 14-19, 1999, Portland, Oregon, United States
[doi> 10.1145/331532.331589]
|
| |
7
|
P. Kogge, "The EXECUBE Approach to Massively Parallel Processing", Proc. of the International Conference on Parallel Processing", Aug, 1994.
|
| |
8
|
|
| |
9
|
J. Shin, J. Chame and M. W. Hall, "Compiler-Controlled Caching in Superword Register Files for Multimedia Extension Architectures," Journal of Instruction-Level Parallelism, 2003.
|
| |
10
|
|
| |
11
|
H. Chalupsky and R. M. MacGregor. STELLA - a Lisp-like language for symbolic programming with delivery in Common Lisp, C++ and Java. In Proc. of the Lisp User Group Meeting, Berkeley, CA, 1999. Franz Inc.
|
CITED BY
|
|
Hans Zima , Mary Hall , Chun Chen , Jaqueline Chame, Model-guided autotuning of high-productivity languages for petascale computing, Proceedings of the 18th ACM international symposium on High performance distributed computing, p.151-166, June 11-13, 2009, Garching, Germany
|
|