Bypass aware instruction scheduling for register file power reduction

ABSTRACT

Since register files suffer from some of the highest power densities within processors, designers have investigated several architectural strategies for register file power reduction, including "On Demand RF Read" where the register file is read only if the operand value is not available from the bypasses. However, we show in this paper that significant additional reductions in the register file power consumption can be obtained by scheduling instructions so that they transfer the operands via bypasses, rather than reading from the register file. Such instruction scheduling requires the compiler to be cognizant of the bypasses in the processor pipeline. In this paper, we develop several bypass aware instruction scheduling heuristics varying in time complexity, and study their effectiveness on the Intel XScale processor pipeline running MiBench benchmarks. Our experimental results show additional power consumption reductions of up to 26% and on average 12% over and above the register file power reduction achieved through existing techniques.

REFERENCES

• 1: José L. Ayala , Alexander Veidenbaum , Marisa López-Vallejo, Power-aware compilation for register file energy reduction, International Journal of Parallel Programming, v.31 n.6, p.451-467, December 2003 [doi>10.1023/B:IJPP.0000004510.66751.2e]
• 2: A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau. Profile-based dynamic voltage scheduling using program checkpoints in the copper framework, 2002.
• 3: Rajeev Balasubramonian , Sandhya Dwarkadas , David H. Albonesi, Reducing the complexity of the register file in dynamic superscalar processors, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
• 4: J. Deeney. Thermal modeling and measurement of large high power silicon devices with asymmetric power distribution. In International Symposium on Microelectronics, 2002.
• 5: Alexandre E. Eichenberger , Edward S. Davidson, Stage scheduling: a technique to reduce the register requirements of a modulo schedule, Proceedings of the 28th annual international symposium on Microarchitecture, p.338-349, November 29-December 01, 1995, Ann Arbor, Michigan, United States
• 6: David Ruimy Gonzales, Micro-RISC Architecture for the Wireless Market, IEEE Micro, v.19 n.4, p.30-37, July 1999 [doi>10.1109/40.782565]
• 7: S. H. Gunther, F. Binns, D. M. Carmean, and J. C. Hall. The impact of increasing microprocessor power consumption. In Intel Technology Journal, 2001.
• 8: M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on, p.3-14, December 02-02, 2001 [doi>10.1109/WWC.2001.15]
• 9: Jahangir Hasan , Ankit Jalote , T. N. Vijaykumar , Carla E. Brodley, Heat Stroke: Power-Density-Based Denial of Service in SMT, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.166-177, February 12-16, 2005 [doi>10.1109/HPCA.2005.16]
• 10: http://www.synopsys.com/products/logic/design_compiler.html. Synopsys Design Compiler, 2001.
• 11: Z. Hu and M. Martonosi. Reducing register file power consumption by exploiting value lifetime.
• 12: Richard A. Huff, Lifetime-sensitive modulo scheduling, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.258-267, June 21-25, 1993, Albuquerque, New Mexico, United States
• 13: Intel Corporation, http://www.intel.com/design/iio/manuals/273411.htm. Intel 80200 Processor based on Intel XScale Microarchitecture.
• 14: Intel Corporation, http://www.intel.com/design/intelxscale/273473.htm. Intel XScale(R) Core: Developer's Manual.
• 15: Atul Kalambur , Mary Jane Irwin, An extended addressing mode for low power, Proceedings of the 1997 international symposium on Low power electronics and design, p.208-213, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263336]
• 16: Nam Sung Kim , Trevor Mudge, Reducing register ports using delayed write-back queues and operand pre-fetch, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA [doi>10.1145/782814.782839]
• 17: Il Park , Michael D. Powell , T. N. Vijaykumar, Reducing register ports for higher speed and lower energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 18: P. Shivakumar and N. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model. In WRL Technical Report 2001/2, 2001.
• 19: Aviral Shrivastava , Nikil Dutt , Alex Nicolau , Eugene Earlie, PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.1264-1269, March 07-11, 2005 [doi>10.1109/DATE.2005.236]
• 20: Aviral Shrivastava , Eugene Earlie , Nikil Dutt , Alex Nicolau, Operation Tables for Scheduling in the Presence of Incomplete Bypassing, Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'04), p.194-199, September 08-10, 2004 [doi>10.1109/CODES+ISSS.2004.43]
• 21: R. M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. IBM Journal of Research and Development, 11(1), 1967.
• 22: J. H. Tseng , K. Asanovic, Energy-Efficient Register Access, Proceedings of the 13th symposium on Integrated circuits and systems design, p.377, September 18-24, 2000
• 23: L. Wehmeyer, M. K. Jain, S. Steinke, P. Marwedel, and M. Balakrishnan. Analysis of the influence of register file size on energy consumption, code size, and execution time. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(11):1329--1337, 2001.
• 24: H.-S. Yun and J. Kim. Power-aware modulo scheduling for high-performance vliw, 2001.
• 25: V. Zyuban , P. Kogge, The energy complexity of register files, Proceedings of the 1998 international symposium on Low power electronics and design, p.305-310, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280943]

INDEX TERMS

Primary Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Code generation

Additional Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
      D.3.4 Processors
          Subjects: Retargetable compilers; Optimization; Compilers

General Terms:
Algorithms, Experimentation, Measurement, Performance

Keywords:
architecture-sensitive compiler, bypass-sensitive, forwarding paths, operation table, power consumption, processor bypasses, register file, reservation table