ACM Home Page
Please provide us with feedback. Feedback
Optimizing high speed arithmetic circuits using three-term extraction
Full text PdfPdf (304 KB)
Source Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe: Proceedings table of contents
Munich, Germany
SESSION: Progress in logic and arithmetic circuit optimisation table of contents
Pages: 1294 - 1299  
Year of Publication: 2006
ISBN:3-9810801-0-6
Authors
Anup Hosangadi  University of California, Santa Barbara
Farzan Fallah  Fujitsu Labs of America, Inc.
Ryan Kastner  University of California, Santa Barbara
Sponsors
: The EDA Consortium
EDAA : European Design and Automation Association
IEEE-CS\DATC : The IEEE Computer Society
Publisher
European Design and Automation Association  3001 Leuven, Belgium, Belgium
Bibliometrics
Downloads (6 Weeks): 3,   Downloads (12 Months): 18,   Citation Count: 2
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  

ABSTRACT

Carry Save Adder (CSA) trees are commonly used for high speed implementation of multi-operand additions. We present a method to reduce the number of the adders in CSA trees by extracting common three-term subexpressions. Our method can optimize multiple CSA trees involving any number of variables. This optimization has a significant impact on the total area of the synthesized circuits, as we show in our experiments. To the best of our knowledge, this is the only known method for eliminating common subexpressions in CSA structures. Since extracting common subexpressions can potentially increase delay, we also present a delay aware extraction algorithm that takes into account the different arrival times of the signals.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
3
4
5
 
6
7
 
8
9
 
10
M. Potkonjak, M. B. Srivastava, and A. P. Chandrakasan, "Multiple Constant Multiplications: Efficient and Versatile Framework and Algorithms for Exploring Common Subexpression Elimination," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1996.
11
 
12
I. E. G. Richardson, H.264 and MPEG-4 Video Compression: John Wiley and Sons, 2003.
 
13
14

Collaborative Colleagues:
Anup Hosangadi: colleagues
Farzan Fallah: colleagues
Ryan Kastner: colleagues