| Optimizing high speed arithmetic circuits using three-term extraction |
| Full text |
Pdf
(304 KB)
|
| Source
|
Design, Automation, and Test in Europe
archive
Proceedings of the conference on Design, automation and test in Europe: Proceedings
table of contents
Munich, Germany
SESSION: Progress in logic and arithmetic circuit optimisation
table of contents
Pages: 1294 - 1299
Year of Publication: 2006
ISBN:3-9810801-0-6
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
European Design and Automation Association
3001 Leuven, Belgium, Belgium
|
| Bibliometrics |
Downloads (6 Weeks): 3, Downloads (12 Months): 18, Citation Count: 2
|
|
|
ABSTRACT
Carry Save Adder (CSA) trees are commonly used for high speed implementation of multi-operand additions. We present a method to reduce the number of the adders in CSA trees by extracting common three-term subexpressions. Our method can optimize multiple CSA trees involving any number of variables. This optimization has a significant impact on the total area of the synthesized circuits, as we show in our experiments. To the best of our knowledge, this is the only known method for eliminating common subexpressions in CSA structures. Since extracting common subexpressions can potentially increase delay, we also present a delay aware extraction algorithm that takes into account the different arrival times of the signals.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
|
 |
3
|
|
 |
4
|
|
 |
5
|
Taewhan Kim , William Jao , Steve Tjiang, Arithmetic optimization using carry-save-adders, Proceedings of the 35th annual conference on Design automation, p.433-438, June 15-19, 1998, San Francisco, California, United States
[doi> 10.1145/277044.277166]
|
| |
6
|
Junhyung Um , Taewhan Kim , C. L. Liu, Optimal allocation of carry-save-adders in arithmetic optimization, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.410-413, November 07-11, 1999, San Jose, California, United States
|
 |
7
|
Junhyung Um , Taewhan Kim , C. L. Liu, A fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis, Proceedings of the 37th conference on Design automation, p.98-103, June 05-09, 2000, Los Angeles, California, United States
[doi> 10.1145/337292.337325]
|
| |
8
|
|
 |
9
|
|
| |
10
|
M. Potkonjak, M. B. Srivastava, and A. P. Chandrakasan, "Multiple Constant Multiplications: Efficient and Versatile Framework and Algorithms for Exploring Common Subexpression Elimination," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1996.
|
 |
11
|
|
| |
12
|
I. E. G. Richardson, H.264 and MPEG-4 Video Compression: John Wiley and Sons, 2003.
|
| |
13
|
|
 |
14
|
|
|