Microarchitectural floorplanning under performance and thermal tradeoff

ABSTRACT

In this paper, we present the first multi-objective microarchitectural floorplanning algorithm for designing high-performance, high-reliability processors in the early design phase. Our floorplanner takes a microarchitectural netlist and determines the placement of the functional modules while simultaneously optimizing for performance and thermal reliability. The traditional design objectives such as area and wirelength are also considered. Our multi-objective hybrid floorplanning approach combining Linear Programming and Simulated Annealing is shown to be fast and effective in obtaining high-quality solutions. We evaluate the trade-off of performance, temperature, area, and wirelength and provide comprehensive experimental results.

REFERENCES

• 1: Changbo Long , Lucanus J. Simonson , Weiping Liao , Lei He, Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996742]
• 2: Jason Cong , Ashok Jagannathan , Glenn Reinman , Michail Romesis, Microarchitecture evaluation with physical planning, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775843]
• 3: Mario R. Casu , Luca Macchiarulo, Floorplanning for throughput, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA [doi>10.1145/981066.981081]
• 4: Mongkol Ekpanyapong , Jacob R. Minz , Thaisiri Watewai , Hsien-Hsin S. Lee , Sung Kyu Lim, Profile-guided microarchitectural floorplanning for deep submicron processor design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996741]
• 5: Vidyasagar Nookala , Ying Chen , David J. Lilja , Sachin S. Sapatnekar, Microarchitecture-aware floorplanning using a statistical design of experiments approach, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA [doi>10.1145/1065579.1065731]
• 6: Vikas Agarwal , M. S. Hrishikesh , Stephen W. Keckler , Doug Burger, Clock rate versus IPC: the end of the road for conventional microarchitectures, Proceedings of the 27th annual international symposium on Computer architecture, p.248-259, June 2000, Vancouver, British Columbia, Canada
• 7: R. Ho, K. W. Mai, and M. A. Horowitz, "The Future of Wires," Proceedings of the IEEE, 2001.
• 8: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 9: Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States [doi>10.1145/360128.360149]
• 10: David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
• 11: Nam Sung Kim , Krisztián Flautner , David Blaauw , Trevor Mudge, Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 12: Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden
• 13: Lei He , Weiping Liao , Mircea R. Stan, System level leakage reduction considering the interdependence of temperature and leakage, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996572]
• 14: C. N. Chu and D. F. Wong, "A matrix synthesis approach to thermal placement," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 1998.
• 15: W-L. Hung , Y. Xie , N. Vijaykrishnan , C. Addo-Quaye , T. Theocharides , M. J. Irwin, Thermal-Aware Floorplanning Using Genetic Algorithms, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.634-639, March 21-23, 2005 [doi>10.1109/ISQED.2005.122]
• 16: J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382591]
• 17: D. Duarte, Vijaykrishnan, and M. J. Erwin, "A clock power model to evaluate the impact of architectural and technology optimizations," IEEE Transactions on VLSI Systems, Volume 10, Issue 6, pp. 844--855, Dec. 2002.
• 18: Y. Tsai, A. Ankadi, N. Vijaykrishnan, M. Irwin, and T. Theocharides, "ChipPower: An Architecture-Level Leakage Simulator," in Proc. IEEE Int. SOC Conf., 2004.
• 19: eCACTI, http://www.ics.uci.edu/maheshmn/eCACTI/main.htm.
• 20: J. C. Eble, V. K. De, D. S. Wills, and J. D. Meindl, "A Generic System Simulator (GENESYS) for ASIC Technology and Architecture Beyond 2001," in Int'l ASIC Conference, 1996.
• 21: Weiping Liao , Fei Li , Lei He, Microarchitecture level power and thermal simulation considering temperature dependent leakage model, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871560]
• 22: P. Shivakumar and N. P. Jouppi, "CACTI 3.0: An Integrated Cache Timing, Power, and Area Model," HP Western Research Labs, Tech. Rep. 2001.2, 2001.
• 23: T. M. Austin, "Simplescalar tool suite," http:/www.simplescalar.com.
• 24: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 25: Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, United States