Architectural and technology influence on the optimal total power consumption

ABSTRACT

In this paper, an approximated closed-form total power consumption equation for circuits working at their optimal supply and threshold voltage is presented. Comparisons of this formula to the numerical calculation show an error less than 3% on a set of thirteen 16 bit multipliers. Starting from this equation the influence of architecture transformations (including pipelining, parallelization, sequentialization) on the optimal total power is discussed. Finally, by a similar approach, the impact of the technology choice on achievable power saving is considered, showing how a moderated tradeoff between leakage and speed is the key characteristic of a good low power technology.

REFERENCES

• 1: K. Roy, A. Agarwal, C. H. Kim. Circuit Techniques for Leakage Reduction, chapter 13 of Low-Power Electronics Design, CRC Press, edited by C. Piguet, 2005.
• 2: A. P. Chandrakasan, R. B. Low Power CMOS Digital Design. IEEEJSSC, 473--484, vol. 27, no.4, April 1992.
• 3: Steven M. Martin , Krisztian Flautner , Trevor Mudge , David Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.721-725, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774678]
• 4: Koichi Nose , Takayasu Sakurai, Optimization of VDD and VTH for low-power and high speed applications, Proceedings of the 2000 conference on Asia South Pacific design automation, p.469-474, January 2000, Yokohama, Japan [doi>10.1145/368434.368755]
• 5: C. Schuster, J.-L. Nagel, C. Piguet, P.-A. Farine. Leakage reduction at the architectural level and its application to 16 bit multiplier architectures. Proc. Int'l Workshop on Power and Timing Modeling, Optimization and Simulation, Santorini Island, Greece, September 15--17, 2004.
• 6: C. Piguet, C. Schuster, J-L. Nagel. Optimizing Architecture Activity and Logic Depth for Static and Dynamic Power Reduction. Proc. of the 2nd Northeast Workshop on Circuits and Systems, NewCAS'04, June 20--23, 2004, Montréal, Canada.
• 7: C. Schuster, J.-L. Nagel, C. Piguet, P.-A. Farine. An Architecture Design Methodology for Minimal Total Power Consumption at Fixed Vdd and Vth. Journal of Low Power Electronics, Vol.1 No.1, April, 2005.