| An integrated scratch-pad allocator for affine and non-affine code |
| Full text |
Pdf
(181 KB)
|
| Source
|
Design, Automation, and Test in Europe
archive
Proceedings of the conference on Design, automation and test in Europe: Proceedings
table of contents
Munich, Germany
SESSION: Code and data layout optimisations for embedded software
table of contents
Pages: 925 - 930
Year of Publication: 2006
ISBN:3-9810801-0-6
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
European Design and Automation Association
3001 Leuven, Belgium, Belgium
|
| Bibliometrics |
Downloads (6 Weeks): 4, Downloads (12 Months): 20, Citation Count: 4
|
|
|
ABSTRACT
Scratch-Pad memory (SPM) allocators that exploit the presence of affine references to arrays are important for scientific benchmarks. On the other hand, such allocators have so far been limited in their general applicability. In this paper we propose an integrated scheme that for the first time combines the specialized solution for affine program allocation with a general framework for other code. We find that our integrated framework does as well or outperforms other allocators for a variety of SPM sizes.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
M. Adiletta, M. Rosenbluth, D. Bernstein, G. Wolrich, and H. Wilkinson. The Next Generation of Intel IXP Network Processors. Intel Technology Journal, 6(3), Aug. 2002.
|
| |
2
|
|
 |
3
|
|
| |
4
|
D. Brash. The ARM architecture Version 6 (ARMv6). ARM Ltd., January 2002. White Paper.
|
| |
5
|
D. C. Eisenbeis, W. Jalby and C. Fran. A strategy for array management in local memory. In Technical Report 1262, INRIA, Domaine de Voluceau, France, 1990.
|
 |
6
|
M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th conference on Design automation, p.690-695, June 2001, Las Vegas, Nevada, United States
[doi> 10.1145/378239.379049]
|
 |
7
|
|
| |
8
|
D. C. R. Schreiber. Near-optimal allocation of local memory arrays. In HPL-2004-24, 2004.
|
| |
9
|
Compilation Challenges for Network Processors. Industrial Panel, ACM Conference on Languages, Compilers and Tools for Embedded Systems (LCTES), June 2003.
|
 |
10
|
|
CITED BY 4
|
|
|
|
|
|
|
|
|
|
|
Bjorn De Sutter , Diederik Verkest , Erik Brockmeyer , Eric Delfosse , Arnout Vandecappelle , Jean-Yves Mignolet, Design and Tool Flow of Multimedia MPSoC Platforms, Journal of Signal Processing Systems, v.57 n.2, p.229-247, November 2009
|
|