Generation of broadside transition fault test sets that detect four-way bridging faults

ABSTRACT

Generation of n -detection test sets is typically done for a single fault model. In this work we investigate the generation of n-detection test sets by pairing each fault of a target fault model with n faults of a different fault model. Tests are generated such that they detect both faults of a pair. To facilitate test generation, we ensure that the faults included in a single pair have overlapping requirements for their detection. The advantage of this approach is that it ensures the detection of additional faults that would not be targeted during n-detection test generation for a single fault model. Experimental results with transition faults as the first fault model and four-way bridging faults as the second fault model are presented.

REFERENCES

• 1: Siyad C. Ma , Piero Franco , Edward J. McCluskey, An Experimental Chip to Evaluate Test Techniques: Experiment Results, Proceedings of the IEEE International Test Conference on Driving Down the Cost of Test, p.663-672, October 21-25, 1995
• 2: S. M. Reddy, I. Pomeranz and S. Kajihara, "Compact Test Sets for High Defect Coverage", IEEE Trans. on Computer-Aided Design, Aug. 1997, pp. 923--930.
• 3: I. Pomeranz , S. M. Reddy, 13.3 Stuck-At Tuple-Detection: A Fault Model Based on Stuck-At Faults for Improved Defect Coverage, Proceedings of the 16th IEEE VLSI Test Symposium, p.289, April 26-30, 1998
• 4: Jonathan T.-Y. Chang , Chao-Wen Tseng , Chien-Mo James Li , Mike Purtell , Edward J. McCluskey, Analysis of pattern-dependent and timing-dependent failures in an experimental test chip, Proceedings of the 1998 IEEE International Test Conference, p.184-193, October 18-22, 1998
• 5: Irith Pomeranz , Sudhakar M. Reddy, On n-Detection Test Sets and Variable n-Detection Test Sets for Transition Faults, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.173, April 26-30, 1999
• 6: Michael R. Grimaila , Sooryong Lee , Jennifer Dworak , Kenneth M. Butler , Bret Stewart , Hari Balachandran , Bryan Houchins , Vineet Mathur , Jaehong Park , Li-C. Wang , M. Ray Mercer, REDO - Probabilistic Excitation and Deterministic Observation - First Commercial Experiment, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.268, April 26-30, 1999
• 7: Jennifer Dworak , Micheal R. Grimaila , Sooryong Lee , Li-C. Wang , M. Ray Mecer, Enhanced DO-RE-ME Based Defect Level Prediction Using Defect Site Aggregation-MPG-D, Proceedings of the 2000 IEEE International Test Conference, p.930, October 03-05, 2000
• 8: I. Pomeranz , S. Reddy, Definitions of the numbers of detections of target faults and their effectiveness in guiding test generation for high defect coverage, Proceedings of the conference on Design, automation and test in Europe, p.504-508, March 2001, Munich, Germany
• 9: Chao-Wen Tseng , Edward J. McCluskey, Multiple-output propagation transition fault test, Proceedings of the IEEE International Test Conference 2001, p.358-366, October 30-November 01, 2001
• 10: B. Benware, C. Schuermyer, N. Tamarapalli, K.-H. Tsai, S. Ranganathan, R. Madge, J. Rajski and P. Krishnamurthy, "Impact of multiple-detect test patterns on product quality", Intl. Test Conf., Sept. 2003, pp. 1031--1040.
• 11: Srikanth Venkataraman , Srihari Sivaraj , Enamul Amyeen , Sangbong Lee , Ajay Ojha , Ruifeng Guo, An Experimental Study of N-Detect Scan ATPG Patterns on a Processor, Proceedings of the 22nd IEEE VLSI Test Symposium, p.23, April 25-29, 2004
• 12: Z. Barzilai and B. Rosen, "Comparison of AC Self-Testing Procedures", 1983 Intl. Test Conf., pp. 89--94.
• 13: S. Sengupta et. al., "Defect-Based Tests: A Key Enabler for Successful Migration to Structural Test", Intel Technology Journal, Q.1, 1999.
• 14: V. Krishnaswamy , A. B. Ma , Praveen Vishakantaiah, A study of bridging defect probabilities on a Pentium (TM) 4 CPU, Proceedings of the IEEE International Test Conference 2001, p.688-695, October 30-November 01, 2001
• 15: J. Savir and S. Patil, "Broad-Side Delay Test", IEEE Trans. on Computer-Aided Design, Aug. 1994, pp. 1057--1064.
• 16: J. Waicukauski, E. Lindbloom, B. Rosen and V. Iyengar, "Transition Fault Simulation", IEEE Design & Test, April 1987, pp. 32--38.
• 17: F. J. Ferguson and J. P. Shen, "A CMOS Fault Extractor for Inductive Fault Analysis", IEEE Trans. on Computer-Aided Design, Nov. 1988, pp. 1181--1194.
• 18: Irith Pomeranz , Sudhakar M. Reddy , Sandip Kundu, On the Characterization of Hard-to-Detect Bridging Faults, Proceedings of the conference on Design, Automation and Test in Europe, p.11012, March 03-07, 2003