Dynamic data type refinement methodology for systematic performance-energy design exploration of network applications

ABSTRACT

Network applications are becoming increasingly popular in the embedded systems domain requiring high performance, which leads to high energy consumption. In networks is observed that due to their inherent dynamic nature the dynamic memory subsystem is a main contributor to the overall energy consumption and performance. This paper presents a new systematic methodology, generating performance-energy trade-offs by implementing Dynamic Data Types (DDTs), targeting network applications. The proposed methodology consists of: (i) the application-level DDT exploration, (ii) the network-level DDT exploration and (iii) the Pareto-level DDT exploration. The methodology, supported by an automated tool, offers the designer a set of optimal dynamic data type design solutions. The effectiveness of the proposed methodology is tested on four representative real-life case studies. By applying the second step, it is proved that energy savings up to 80% and performance improvement up to 22% (compared to the original implementations of the benchmarks) can be achieved. Additional energy and performance gains can be achieved and a wide range of possible trade-offs among our Pareto-optimal design choices are obtained, by applying the third step. We achieved up to 93% reduction in energy consumption and up to 48% increase in performance.

REFERENCES

• 1: Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Increasing Energy Efficiency of Embedded Systems by Application-Specific Memory Hierarchy Generation, IEEE Design & Test, v.17 n.2, p.74-85, April 2000 [doi>10.1109/54.844336]
• 2: Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
• 3: E. G. Daylight and et. al. Memory-access-aware data structure transformations for embedded software with dynamic data accesses. IEEE Tran. on VLSI Systems, 12, 2004.
• 4: Tony Givargis , Frank Vahid , Jörg Henkel, System-level exploration for pareto-optimal configurations in parameterized systems-on-a-chip, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 5: Julio Leao da Silva, Jr. , Chantal Ykman-Couvreur , Miguel Miranda , Kris Croes , Sven Wuytack , Gjalt de Jong , Francky Catthoor , Diederik Verkest , Paul Six , Hugo De Man, Efficient system exploration and synthesis of applications with dynamic data storage and intensive data transfer, Proceedings of the 35th annual conference on Design automation, p.76-81, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277059]
• 6: M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th conference on Design automation, p.690-695, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379049]
• 7: David Kotz , Kobby Essien, Analysis of a campus-wide wireless network, Proceedings of the 8th annual international conference on Mobile computing and networking, September 23-28, 2002, Atlanta, Georgia, USA [doi>10.1145/570645.570659]
• 8: M. Leeman and et. al. Methodology for refinement and optimisation of dynamic memory management for embedded systems in multimedia applications. In Proc. of SiPS, 2003.
• 9: S. Mamagkakis and et. al. Design of energy efficient wireless networks using dynamic data type refinement methodology. In Proc. of WWIC, 2004.
• 10: Gokhan Memik , William H. Mangione-Smith , Wendong Hu, NetBench: a benchmarking suite for network processors, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 11: NLANR. http://www.nlanr.net.
• 12: A. Papanikolaou , M. Miranda , F. Catthoor , H. Corporaal , H. De Man , D. De Roest , M. Stucchi , Karen Maex, Global interconnect trade-off for technology over memory modules to application level: case study, Proceedings of the 2003 international workshop on System-level interconnect prediction, April 05-06, 2003, Monterey, CA, USA [doi>10.1145/639929.639954]
• 13: P. Plauger and et. al. The Standard Template Library. Prentice-Hall, 1998.
• 14: Luc Séméria , Koichi Sato , Giovanni De Micheli, Resolution of dynamic memory allocation and pointers for the behavioral synthesis form C, Proceedings of the conference on Design, automation and test in Europe, p.312-319, March 27-30, 2000, Paris, France [doi>10.1145/343647.343788]
• 15: S. Steinke , L. Wehmeyer , B. Lee , P. Marwedel, Assigning Program and Data Objects to Scratchpad for Energy Reduction, Proceedings of the conference on Design, automation and test in Europe, p.409, March 04-08, 2002
• 16: Manish Verma , Lars Wehmeyer , Peter Marwedel, Dynamic Overlay of Scratchpad Memory for Energy Minimization, Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'04), p.104-109, September 08-10, 2004 [doi>10.1109/CODES+ISSS.2004.20]
• 17: Derick Wood, Data structures, algorithms, and performance, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1993
• 18: Ch. Ykman-Couvreur , J. Lambrecht , D. Verkest , F. Catthoor , H. de Man, Exploration and Synthesis of Dynamic Data Sets in Telecom Network Applications, Proceedings of the 12th international symposium on System synthesis, p.85, November 01-04, 1999