Value-based bit ordering for energy optimization of on-chip global signal buses

ABSTRACT

In this paper, we present a technique that exploits the statistical behavior of data values transmitted on global signal buses to determine an energy-efficient ordering of bits that minimizes the inter-wire coupling energy and also reduces total bus energy. Statistics are collected for instruction and data bus traffic from eight SPEC CPU2K benchmarks and an optimization problem is formulated and solved optimally using a publicly-available tool. Results obtained using the optimal bit order on large non-overlapping test samples from the same set of benchmarks show that, on average, adjacent inter-wire coupling energies reduce by about 35.4% for instruction buses and by about 21.6% for data buses using the proposed technique.

REFERENCES

• 1: Concorde TSP Solver. http://www.tsp.gatech.edu/concorde. html.
• 2: Luca Macchiarulo , Enrico Macii , Massimo Poncino, Low-energy for deep-submicron address buses, Proceedings of the 2001 international symposium on Low power electronics and design, p.176-181, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383127]
• 3: L. Macchiarulo , E. Macii , M. Poncino, Wire Placement for Crosstalk Energy Minimization in Address Buses, Proceedings of the conference on Design, automation and test in Europe, p.158, March 04-08, 2002
• 4: Enrico Macii , Massimo Poncino , Sabino Salerno, Combining wire swapping and spacing for low-power deep-submicron buses, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA [doi>10.1145/764808.764859]
• 5: E. Naroska, S.-J. Ruan, and U. Schwiegelshohn. An Efficient Algorithm for Simultaneous Wire Permutation, Inversion, and Spacing. In Proceedings of the International Symposium on Circuits and Systems, pages 109--112, May 2005.
• 6: Krishnan Sundaresan , Nihar R. Mahapatra, Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.51-60, February 12-16, 2005 [doi>10.1109/HPCA.2005.5]