Smart bit-width allocation for low power optimization in a systemc based ASIC design environment

ABSTRACT

The modern era of embedded system design is geared towards design of low-power systems. One way to reduce power in an ASIC implementation is to reduce the bit-width precision of its computation units. This paper describes algorithms to optimize the bit-widths of fixed point variables for low power in a SystemC design environment. We propose an algorithm for optimal bit-width precision for two variables and a greedy heuristic which works for any number of variables. The algorithms are used in the automation of converting floating point SystemC programs into ASIC synthesizable SystemC programs. Expected inputs are profiled to estimate errors in the finite precision conversions. Experimental results on the trade-offs between quantization error, power consumption and hardware resources used are reported on a set of four SystemC benchmarks that are mapped onto 0.18 micron ASIC cell library from Artisan Components. We demonstrate that it is possible to reduce the power consumption by 50% on average by allowing round-off errors to increase from 0.5% to 1%.

REFERENCES

• 1: The Open SystemC#8482; Initiative (OSCI), www.systemc.org
• 2: K. H. Chang, and W. G. Bliss, "Finite word-length effects of pipelined recursive digital filters," IEEE Transactions on Signal Processing, Aug. 1994 Page(s): 1983 --1995
• 3: R. M. Gray, D. L. Neuhoff, "Quantization", IEEE Transactions on Information Theory, Volume: 44 Issue: 6, October 1998, pp. 2325 --2383.
• 4: H. Keding , M. Willems , M. Coors , H. Meyr, FRIDGE: a fixed-point design and simulation environment, Proceedings of the conference on Design, automation and test in Europe, p.429-435, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 5: Cocentric SystemC Compiler, www.synopsys.com
• 6: Cocentric Fixed Point Designer, www.synopsys.com
• 7: Mark Stephenson , Jonathan Babb , Saman Amarasinghe, Bidwidth analysis with application to silicon compilation, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.108-120, June 18-21, 2000, Vancouver, British Columbia, Canada
• 8: A. Nayak , M. Haldar , A. Choudhary , P. Banerjee, Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs, Proceedings of the conference on Design, automation and test in Europe, p.722-728, March 2001, Munich, Germany
• 9: P. Banerjee , D. Bagchi , M. Haldar , A. Nayak , V. Kim , R. Uribe, Automatic Conversion of Floating Point MATLAB Programs into Fixed Point FPGA Based Hardware Design, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.263, April 09-11, 2003
• 10: George A. Constantinides, Perturbation Analysis for Word-length Optimization, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.81, April 09-11, 2003
• 11: Mark L. Chang , Scott Hauck, Précis: A Design-Time Precision Analysis Tool, Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.229, September 22-24, 2002
• 12: Sanghamitra Roy , Prith Banerjee, An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996701]