Cell delay analysis based on rate-of-current change

ABSTRACT

A cell delay model based on rate-of-current-change is presented, which accounts for the impact of the shape of the noisy waveform on the output voltage waveform. More precisely, a pre-characterized table of time derivatives of the output current as a function of input voltage and output load values is constructed. The data in this table, in combination with the Taylor series expansion of the output current, is utilized to progressively compute the output current waveform, which is then integrated to produce the output voltage waveform. Experimental results show the effectiveness and efficiency of this new delay model.

REFERENCES

• 1: J. Qian, S. Pullela, L. Pillage, "Modeling the effective capacitance for the RC interconnect of CMOS gates," Transactions On Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, pp. 1526--1535, 1994.
• 2: Kanak Agarwal , Dennis Sylvester , David Blaauw, An effective capacitance based driver output model for on-chip RLC interconnects, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775931]
• 3: Shahin Nazarian , Massoud Pedram , Emre Tuncer , Tao Lin, Sensitivity-Based Gate Delay Propagation in Static Timing Analysis, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.536-541, March 21-23, 2005 [doi>10.1109/ISQED.2005.108]
• 4: M. Hashimoto, Y. Yamada, H. Onodera, "Equivalent waveform propagation for static timing analysis," IEEE Trans. Computer-Aided Design of Integ. Circuits & Systems, Vol. 23, No.4, pp. 498--508, 2004.
• 5: John F. Croix , D. F. Wong, Blade and razor: cell and interconnect delay analysis using current-based models, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775933]
• 6: I. Keller , Ken Tseng , N. Verghese, A robust cell-level crosstalk delay change analysis, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.147-154, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382562]
• 7: Alexander Korshak, An Effective Current Source Cell Model for VDSM Delay Calculation, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.296, March 26-28, 2001
• 8: P. Buch, W. J. Dai "Understanding ECSM and CCSM," http://www.magma-da.com/c/@SQJEgjiSilJ_6/Pages/MWAUnderstandingECSMandCCSM.html.
• 9: http://www.mathworld.com.
• 10: "Hspice: The golden standard for Accurate Circuit Simulation," http://www.synopsys.com/products/mixedsignal/hspice/hspice.html.