A hybrid framework for design and analysis of fault-tolerant architectures

ABSTRACT

It is anticipated that self assembled ultra-dense nanomemories will be more susceptible to manufacturing defects and transient faults than conventional CMOS-based memories, thus the need exists for fault-tolerant memory architectures. The development of such architectures will require intense analysis in terms of achievable performance measures-power dissipation, area, delay and reliability. In this paper, we propose and develop a hybrid automation framework, called HMAN, that aids the design and analysis of fault-tolerant architectures for nanomemories. Our framework can analyze memory architectures at two different levels of the design abstraction, namely the system and circuit levels. To the best of our knowledge, this is the first such attempt at analyzing memory systems at different levels of abstraction and then correlating the different performance measures. We also illustrate the application of our framework to self-assembled crossbar architectures by analyzing a hierarchical fault-tolerant crossbar-based memory architecture that we have developed.

REFERENCES

• 1: C. Amsinck, N. Spigna, S. Sonkusale, D. Nackashi, and P. Franzon. Scaling challenges for molecular electronic array structures. In Workshop on Non-Silicon Computation (NSC), 2003.
• 2: D. Bhaduri, D. Coker, S. Shukla, V. Taylor, P. Graham, and M. Gokhale. A hybrid framework for design and analysis of fault-tolerant architectures and its applications to nanoscale molecular crossbar memories. Technical report, Fermat Lab, Virginia Tech, 2005.
• 3: Debayan Bhaduri , Sandeep K. Shukla, NANOPRISM: a tool for evaluating granularity vs. reliability trade-offs in nano architectures, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA [doi>10.1145/988952.988980]
• 4: Web Page: www.cs.bham.ac.uk/~dxp/prism/.