ACM Home Page
Please provide us with feedback. Feedback
Combining algorithm exploration with instruction set design: a case study in elliptic curve cryptography
Full text PdfPdf (232 KB)
Source Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe: Proceedings table of contents
Munich, Germany
SESSION: Application-specific architectures table of contents
Pages: 218 - 223  
Year of Publication: 2006
ISBN:3-9810801-0-6
Authors
Johann Großschädl  Graz University of Technology, Graz, Austria
Paolo Ienne  Ecole Polytechnique Fédérale de Lausanne, Lausanne, Switzerland
Laura Pozzi  Ecole Polytechnique Fédérale de Lausanne, Lausanne, Switzerland
Stefan Tillich  Graz University of Technology, Graz, Austria
Ajay K. Verma  Ecole Polytechnique Fédérale de Lausanne, Lausanne, Switzerland
Sponsors
: The EDA Consortium
EDAA : European Design and Automation Association
IEEE-CS\DATC : The IEEE Computer Society
Publisher
European Design and Automation Association  3001 Leuven, Belgium, Belgium
Bibliometrics
Downloads (6 Weeks): 5,   Downloads (12 Months): 22,   Citation Count: 1
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  

ABSTRACT

In recent years, processor customization has matured to become a trusted way of achieving high performance with limited cost/energy in embedded applications. In particular, Instruction Set Extensions (ISEs) have been proven very effective in many cases. A large body of work exists today on creating tools that can select efficient ISEs given an application source code: ISE automation is crucial for increasing the productivity of design teams. In this paper we show that an additional motivation for automating the ISE process is to facilitate algorithm exploration: the availability of ISE can have a dramatic impact on the performance of different algorithmic choices to implement identical or equivalent functionality. System designers need fast feedbacks on the ISE-ability of various algorithmic flavors. We use a case study in elliptic curve (EC) cryptography to exemplify the following contributions: (1) ISE can reverse the relative performance of different algorithms for one and the same operation, and (2) automatic ISE, even without predicting speed-ups as precisely as detailed simulation can, is able to show exactly the trends that the designer should follow.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
ARM Limited. SecurCore#8482; Solutions. Product brief, available for download at http://www.arm.com, Feb. 2002.
2
 
3
 
4
W. Bond. 64-bit architecture speeds RSA by 4x. Whitepaper, available for download at http://www.mips.com, 2002.
 
5
D. C. Burger and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison, WI, USA, June 1997.
 
6
 
7
 
8
J.-F. Dhem. Design of an efficient public-key cryptographic library for RISC-based smart cards. Ph.D. Thesis, Université Catholique de Louvain, Louvain-la-Neuve, Belgium, 1998.
9
 
10
J. Großschädl and G.-A. Kamendje. Instruction set extension for fast elliptic curve cryptography over binary finite fields GF(2m). In Proceedings of the 14th Conference on Application-specific Systems, Architectures and Processors (ASAP 2003), pp. 455--468. IEEE Computer Society Press, 2003.
 
11
J. Großschädl and G.-A. Kamendje. Optimized RISC architecture for multiple-precision modular arithmetic. In Security in Pervasive Computing --- SPC 2003, LNCS 2802, pp. 253--270. Springer Verlag, 2003.
 
12
 
13
 
14
 
15
 
16
MIPS Technologies, Inc. MIPS32#8482; Architecture for Programmers. Available for download at http://www.mips.com, Mar. 2001.
 
17
MIPS Technologies, Inc. SmartMIPS® Architecture Smart Card Extensions. Product brief, available for download at http://www.mips.com, Feb. 2001.
 
18
L. Pozzi, K. Atasu, and P. Ienne. Exact and approximate algorithms for the extension of embedded processor instruction sets. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, to appear.
 
19
J. Turley. Tensilica CPU bends to designers' will. Microprocessor Report, 13(3):12, Mar. 1999.

Collaborative Colleagues:
Johann Großschädl: colleagues
Paolo Ienne: colleagues
Laura Pozzi: colleagues
Stefan Tillich: colleagues
Ajay K. Verma: colleagues