Disclosing the LDPC code decoder design space

ABSTRACT

The design of future communication systems with high throughput demands will become a critical task, especially when sophisticated channel coding schemes have to be applied. LDPC codes are one of the most promising candidates because of their outstanding communications performance. One major problem for a decoder hardware realization is the huge design space composed of many interrelated parameters which enforces drastic design trade-offs. Another important issue is the need for flexibility of such systems.In this paper we illuminate this design space with special emphasis on the strong interrelations of theses parameters. Three design studies are presented to highlight the effects on a generic architecture if some parameters are constraint by a given standard, given technology, and given area constraints.

REFERENCES

• 1: M. G. M.-C. multiple antenna system On chip for Radio Enhancements. http://ist-4more.org.
• 2: R. G. Gallager. Low-Density Parity-Check Codes. M.I.T. Press, Cambridge, Massachusetts, 1963.
• 3: T. Richardson and R. Urbanke. The Renaissance of Gallager's Low-Density Pariy-Check Codes. IEEE Communications Magazine, 41:126--131, Aug. 2003.
• 4: European Telecommunications Standards Institude (ETSI). Digital Video Broadcasting (DVB) Second generation framing structure for broadband satellite applications; EN 302 307 V1.1.1. www.dvb.org.
• 5: Third Generation Partnership Project. 3GPP home page. www.3gpp.org.
• 6: A. Blanksby and C. J. Howland. A 690-mW 1-Gb/s, Rate-1/2 Low-Density Parity-Check Code Decoder. IEEE Journal of Solid-State Circuits, 37(3):404--412, Mar. 2002.
• 7: D. Hocevar. LDPC Code Construction with Flexible Hardware Implementation. In Proc. 2003 International Conference on Communications (ICC '03), pages 2708--2712, May 2003.
• 8: M. Mansour and N. Shanbhag. High-Throughput LDPC Decoders. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(6):976--996, Dec. 2003.
• 9: Frank Kienle , Torben Brack , Norbert Wehn, A Synthesizable IP Core for DVB-S2 LDPC Code Decoding, Proceedings of the conference on Design, Automation and Test in Europe, p.100-105, March 07-11, 2005 [doi>10.1109/DATE.2005.39]
• 10: E. Boutillon, J. Castura, and F. Kschischang. Decoder-first code design. In Proc. 2nd International Symposium on Turbo Codes & Related Topics, pages 459--462, Brest, France, Sept. 2000.
• 11: F. Guilloud, E. Boutillon, and J. Danger. λ-Min Decoding Algorithm of Regular and Irregular LDPC Codes. In Proc. 3nd International Symposium on Turbo Codes & Related Topics, pages 451--454, Brest, France, Sept. 2003.
• 12: Frank Kienle , Norbert Wehn, Design methodology for IRA codes, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.459-462, January 27-30, 2004, Yokohama, Japan