Optimal periodic testing of intermittent faults in embedded pipelined processor applications

ABSTRACT

Today's nanometer technology trends have a very negative impact on the reliability of semiconductor products. Intermittent faults constitute the largest part of reliability failures that are manifested in the field during the semiconductor product operation. Since Software-Based Self-Test (SBST) has been proposed as an effective strategy for on-line testing of processors integrated in non-safety critical low-cost embedded system applications, optimal test period specification is becoming increasingly challenging.In this paper we first introduce a reliability analysis for optimal periodic testing of intermittent faults that minimizes the test cost incurred based on a two-state Markov model for the probabilistic modeling of intermittent faults. Then, we present for the first time an enhanced SBST strategy for on-line testing of complex pipelined embedded processors. Finally, we demonstrate the effectiveness of the proposed optimal periodic SBST strategy by applying it to a fully-pipelined RISC embedded processor and providing experimental results.

REFERENCES

• 1: M. Nicolaidis , Y. Zorian, On-Line Testing for VLSI—A Compendium of Approaches, Journal of Electronic Testing: Theory and Applications, v.12 n.1-2, p.7-20, Feb./April 1998 [doi>10.1023/A:1008244815697]
• 2: Jian Shen , Jacob A. Abraham, Native mode functional test generation for processors with applications to self test and design validation, Proceedings of the 1998 IEEE International Test Conference, p.990-999, October 18-22, 1998
• 3: L. Chen, S. Dey, "Software-Based Self-Testing Methodology for Processor Cores", IEEE Transactions on CAD of Integrated Circuits and Systems, vo.20, no.3, pp. 369--380, March 2001.
• 4: N. Kranitis , A. Paschalis , D. Gizopoulos , Y. Zorian, Instruction-Based Self-Testing of Processor Cores, Proceedings of the 20th IEEE VLSI Test Symposium, p.223, April 28-May 02, 2002
• 5: Praveen Parvathala , Kaila Maneparambil , William Lindsay, FRITS " A Microprocessor Functional BIST Method, Proceedings of the 2002 IEEE International Test Conference, p.590, October 07-10, 2002
• 6: Li Chen , Srivaths Ravi , Anand Raghunathan , Sujit Dey, A scalable software-based self-test methodology for programmable processors, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775973]
• 7: Nektarios Kranitis , Antonis Paschalis , Dimitris Gizopoulos , George Xenoulis, Software-Based Self-Testing of Embedded Processors, IEEE Transactions on Computers, v.54 n.4, p.461-475, April 2005 [doi>10.1109/TC.2005.68]
• 8: A. Paschalis, D. Gizopoulos, "Effective software-based self-test strategies for online periodic testing of embedded processors", IEEE Transactions on CAD, Vol. 24, no. 1, pp. 88 -- 99, Jan. 2005.
• 9: M. Hatzimihail , M. Psarakis , G. Xenoulis , D. Gizopoulos , A. Paschalis, Software-Based Self-Test for Pipelined Processors: A Case Study, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), p.535-543, October 03-05, 2005 [doi>10.1109/DFTVS.2005.63]
• 10: S. Y. H. Su, I. Koren, Y. K. Malaiya, "A Continuous-Parameter Markov Model and Detection Procedures for Intermittent Faults", IEEE Transactions on Computers, vol. c-27, no. 6, June 1978, pp. 567--570.
• 11: T. Nakagawa, K. Yasui, "Optimal Testing-Policies for Intermittent Faults", IEEE Transactions on Reliability, vol. 38, no. 5, Dec. 1989, pp. 577--580.
• 12: Intel "Mobile Power Guidelines 2000", Dec. 11, 1998
• 13: David A. Patterson , John L. Hennessy, Computer organization and design (2nd ed.): the hardware/software interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 14: J. Pihl, E. Sand, Arithmetic Module Generator, http://www.fysel.ntnu.no/modgen