Analysis and modeling of power grid transmission lines

ABSTRACT

Power distribution and signal transmission are becoming key limiters for chip performance in nanometer era. These issues can be simultaneously addressed by designing transmission lines in power grids. The transmission lines are well suited for high quality intra-chip signal transmission at multi gigabit data rates. By having signal lines between the power grids, the VDD and GND lines in the grid can be exploited as return paths besides being used for regular power distribution. This approach also improves wiring density. In this paper, we rigorously analyze and discuss the design considerations for laying transmission lines in power grids. We also present design oriented modeling methods in 2D and 3D geometry. We show how the grid modeling complexity is simplified. We experimentally validate our results with fabricated test structures. We also show VDD lines in the grid act as good return path without external decoupling capacitors in our design. Further we discuss substrate effects and deduce guidelines for designing power grid transmission lines on a low resistive silicon substrate.

REFERENCES

• 1: ITRS Roadmap, 2003 edition.
• 2: J. Balachandran , S. Brebels , G. Carchon , T. Webers , W. De Raedt , B. Nauwelaers , E. Beyne, Package level interconnect options, Proceedings of the 2005 international workshop on System level interconnect prediction, April 02-03, 2005, San Francisco, California, USA [doi>10.1145/1053355.1053361]
• 3: Bradford M. Beckmann , David A. Wood, TLC: Transmission Line Caches, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.43, December 03-05, 2003
• 4: Sinha, A.; Chowdhury, S., "Mesh-structured on-chip power/ground: design for minimum inductance and characterization for fast R, L extraction", Custom Integrated Circuits Conference, pp. 461--465. May 1999.
• 5: Sunil P. Khatri , Amit Mehrotra , Robert K. Brayton , Ralf H. J. M. Otten , Alberto Sangiovanni-Vincentelli, A novel VLSI layout fabric for deep sub-micron applications, Proceedings of the 36th ACM/IEEE conference on Design automation, p.491-496, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309985]
• 6: Mezhiba, A. V.; Friedman, E. G., "Electrical characteristics of multi-layer power distribution grids", International Symposium on Circuits and Systems, pp. 473--476, Vol.5, May 2003
• 7: E.Beyne "Cu Interconnects and Low-k Dielectrics, Challenges for chip Interconnections and Packaging", IITC, pp. 221--223, June 2003.
• 8: Carchon, G. de Raedt, W. Beyne, E "Compensating differences between measurement and calibration wafer in probe-tip calibrations" IEEE MTT-S, Vol.3, pp.1837--1840, June 2002.
• 9: D. M. Pozar, "Microwave Engineering", Reading, MA: Addison-Wesley, 1990