| Supporting task migration in multi-processor systems-on-chip: a feasibility study |
| Full text |
Pdf
(235 KB)
|
| Source
|
Design, Automation, and Test in Europe
archive
Proceedings of the conference on Design, automation and test in Europe: Proceedings
table of contents
Munich, Germany
SESSION: Allocation and scheduling for MPSoCs and NoCs
table of contents
Pages: 15 - 20
Year of Publication: 2006
ISBN:3-9810801-0-6
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
European Design and Automation Association
3001 Leuven, Belgium, Belgium
|
| Bibliometrics |
Downloads (6 Weeks): 30, Downloads (12 Months): 145, Citation Count: 7
|
|
|
ABSTRACT
With the advent of multi-processor systems-on-chip, the interest in process migration is again on the rise both in research and in product development. New challenges associated with the new scenario include increased sensitivity to implementation complexity, tight power budgets, requirements on execution predictability, the lack of virtual memory support in many low-end MPSoCs. As a consequence, effectiveness and applicability of traditional transparent migration mechanisms are put in discussion in this context. Our paper proposes a task management software infrastructure that is well suited for the constraints of single chip multiprocessors with distributed operating systems. Load balancing in the system is maintained by means of intelligent initial placement and task migration. We propose a user-managed migration scheme based on code checkpointing and user-level middleware support as an effective solution for many MPSoC application domains. In order to prove the practical viability of this scheme, we also propose a characterization methodology for task migration overhead. We derive the minimum execution time following a task migration event during which the system configuration should be frozen to make up for the migration cost.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Barak A., La'adan O. and Shiloh A., "'Scalable Cluster Computing with MOSIX for Linux,"' Proc. Linux Expo '99, pp. 95--100, 1999.
|
| |
2
|
P. E. Chung , Y. Huang , S. Yajnik , G. Fowler , Kiem-Phong Vo , Yi-Min Wang, Checkpointing in CosMiC: A User-Level Process Migration Environment, Proceedings of the 1997 Pacific Rim International Symposium on Fault-Tolerant Systems, p.187, December 15-16, 1997
|
| |
3
|
D. Pham et al. "The design and implementation of a first generation CELL processor". IEEE/ACM ISSCC, pp. 184--186, 2005. July 2003.
|
| |
4
|
|
| |
5
|
S. Dharmasanam, "'Multiprocessing with real-time operating systems,"' http://www.embedded.com/story/OEG20030512S0080
|
| |
6
|
Intel, "'MultiProcessor Specification,"' http://www.intel.com/design/pentium/datashts/242016.htm
|
 |
7
|
|
| |
8
|
ARM Limited, "'MPCore Linux 2.6 SMP kernel and tools,"' www.arm.com/products/CPUs/linux2_6_smp.html
|
| |
9
|
|
| |
10
|
MPARM, http://www-micrel.deis.unibo.it/sitonew/research/mparm.html
|
| |
11
|
|
| |
12
|
L. Friebe, H.-J. Stolberg, M. Berekovic, S. Moch, M. B. Kulaczewski, A. Dehnhardt, P. Pirsch, "HiBRID-SoC: A System-on-Chip Architecture with Two Multimedia DSPs and a RISC Core," IEEE International SOC Conference, September 2003, pp. 85--88.
|
 |
13
|
Patrick Schaumont , Bo-Cheng Charles Lai , Wei Qin , Ingrid Verbauwhede, Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
[doi> 10.1145/1065579.1065591]
|
| |
14
|
|
 |
15
|
|
| |
16
|
uClinux, "'Embedded Linux Microcontroller Project,"' www.uclinux.org/
|
| |
17
|
|
 |
18
|
|
CITED BY 8
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009
|
|
|
Peter Zipf , Gilles Sassatelli , Nurten Utlu , Nicolas Saint-Jean , Pascal Benoit , Manfred Glesner, A decentralised task mapping approach for homogeneous multiprocessor network-on-chips, International Journal of Reconfigurable Computing, 2009, p.1-14, January 2009
|
|