Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application

ABSTRACT

One of the key elements in Multi-Processor Systems-on-Chip (MPSoC) design is to select the optimal on-chip interconnect architecture, in order to maximize the overall system performance.This paper proposes a flexible MPSoC platform, designed for a target application, which allows customizing the interconnect by selecting various architectures. It allows fast building of executable models from architecture specifications and performance evaluation using the cycle-accurate cosimulation.We experimented a DivX encoder application with three different interconnects: DMS (Distributed Memory Server), AMBA bus and Octagon Network-on-Chip (NoC). The simulation results relative to performance metrics such as, average latency, throughput and execution time allowed to compare these different interconnect architectures, to verify the application real-time constraints and to propose further optimizations.

REFERENCES

• 1: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 2: W. Cesário , A. Baghdadi , L. Gauthier , D. Lyonnard , G. Nicolescu , Y. Paviot , S. Yoo , A. A. Jerraya , M. Diaz-Nava, Component-based design approach for multicore SoCs, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514115]
• 3: M. Coppola, S. Curaba, M. Grammatikakis, G. Maruccia, F. Papariello, "On-Chip Communication Network: User Manual v1.0.1", available online at http://occn.sourceforge.net/occn_user_manual.html
• 4: Faraydon Karim , Anh Nguyen , Sujit Dey , Ramesh Rao, On-chip communication architecture for OC-768 network processors, Proceedings of the 38th conference on Design automation, p.678-683, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379047]
• 5: Sang-Il Han , Amer Baghdadi , Marius Bonaciu , Soo-Ik Chae , Ahmed A. Jerraya, An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996636]
• 6: Shankar Mahadevan , Federico Angiolini , Michael Storgaard , Rasmus Grondahl Olsen , Jens Sparso , Jan Madsen, A Network Traffic Generator Model for Fast Network-on-Chip Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.780-785, March 07-11, 2005 [doi>10.1109/DATE.2005.22]
• 7: T. Salminen and J.-P. Soininen, "Evaluating application mapping using network simulation.", SOC2003, Tampere, Finland, November 2003.
• 8: AMBA Specification (Rev 2.0), ARM Limited 1999, available online at: http://www.arm.com/products/solutions/AMBA_Spec.html.
• 9: P. Paulin, C. Pilkington, E. Bensoudane. "Network Processing Challenges and an Experimental NPU Platform", DATE 2003, Designers' Forum, p. 64.
• 10: Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
• 11: Santiago Gonzalez Pestana , Edwin Rijpkema , Andrei Rdulescu , Kees Goossens , Om Prakash Gangwal, Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach, Proceedings of the conference on Design, automation and test in Europe, p.20764, February 16-20, 2004
• 12: K. Lahiri, A. Raghunathan, S. Dey, "System-Level Performance Analysis for Designing On-Chip Communication Architectures", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol.20, no.6, pp. 768--783, June 2001.