Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys)

ABSTRACT

In this paper we analyze a 3D image rendering algorithm and the different mapping schemes to implement it in a SIMD reconfigurable architecture. 3D image render is highly computational and has an important restriction in execution time due to the requirement to get interactive results. We demonstrate that the execution of this algorithm in MorphoSys can take advantage of the available parallel resources, as well as of the possibility of one cycle configuration change. In this paper we show that it is possible to implement the rendering algorithm in our coarse grain reconfigurable architecture, obtaining values over 100 fps.

REFERENCES

• 1: Catherine Compton (Northwestern University) and Scott Hauck (University of Washington), "Reconfigurable Computing: A Survey of Systems and Software". Pages: 1--2.
• 2: Katholic Universiteit and Vrije Universiteit of Belgium, "ADRES: An Architecture with tightly coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix". Págs: 1--3.
• 3: R. Hartenstein (1997). "The Microprocessor is no more General Purpose: why Future Reconfigurable Platforms will win; invited paper", Proc. International Conference on Innovative Systems in Silicon, ISIS'97, Austin, Texas, USA, October 8--10.
• 4: Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000 [doi>10.1109/12.859540]
• 5: Carl Ebeling , Darren C. Cronquist , Paul Franklin, RaPiD - Reconfigurable Pipelined Datapath, Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, p.126-135, September 23-25, 1996
• 6: PACT XPP Technologies, 2003. http://www.pactcorp.com.
• 7: Takashi Miyamori , Kunle Olukotun, REMARC (abstract): reconfigurable multimedia array coprocessor, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.261, February 22-25, 1998, Monterey, California, United States [doi>10.1145/275107.275164]
• 8: Marcos Sánchez-Élez, Seminario Internacional sobre Sistemas Dinámicamente Reconfigurables (Universidad de Antioquia, Colombia), "Arquitecturas Reconfigurables de Grano Grueso".
• 9: Alan Watt, 3d Computer Graphics, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1993
• 10: www.nvidia.com
• 11: R. L. Cook , K. E. Torrance, A Reflectance Model for Computer Graphics, ACM Transactions on Graphics (TOG), v.1 n.1, p.7-24, Jan. 1982 [doi>10.1145/357290.357293]
• 12: Watkins, G. "A Real-Time Visible Surface Algorithm", Computer Science Department, University of Utah, UTECH-CSC-70-101, June 1970
• 13: X. J. Guo, B. Land. "Phong shading and Gouraud shading". http://www.nbb.cornell.edu/neurobio/land/OldStudentProjects/cs490-95to96/guo/report.html
• 14: M. Sanchez-Elez, H. Du, N. Tabrizi, et al. "Algorithm Optimizations and Mapping Scheme for Interactive Ray Tracing on a Reconfigurable Architecture" Computer & Graphics 27 (2003), Elsevier.
• 15: G. Humphreys, M. Eldridge, M. Everett et. al. "WireGL: A Scalable Graphics System for Clusters" Proceedings of the SIGRAPH 2001.