Efficient encoding for address buses with temporal redundancy for simultaneous area and energy reduction

ABSTRACT

Interconnect area and energy dissipation are critical factors in any system designed today. In this work, we present techniques to help reduce area/cost and energy dissipation of address buses with significant temporal redundancy. We describe two encoding techniques for such buses, called pattern adjuster (PA) encoding and dynamic charge/discharge encoding (DCDE), that use simple hardware and no extra bus lines for control signals. Results show that, using PA encoding, self energy reduces by 18-38%, coupling toggle energy by 19-96%, and coupling charge/discharge energy by 14-40%. In addition, with DCDE applied on top of PA, coupling charge/discharge energy reduces by up to 48%. Overall, up to 25% address bus energy savings can be obtained using our techniques compared to the energy dissipation of the original bus, with 26-79% reduction in the number of bus lines. Our techniques use very simple hardware and will have negligible encoding/decoding latencies that are much lower than those of low-power bus encoding schemes.

REFERENCES

• 1: Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu. New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design. In Proceedings of the IEEE Custom Integrated Circuits Conference, pages 201--204, June 2000.
• 2: Memory Bus Encoding for Low Power: A Tutorial, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.199, March 26-28, 2001
• 3: R. Desikan, D.C. Burger, S.W. Keckler, and T.M. Austin. Sim-alpha: A Validated, Execution-Driven Alpha 21264 Simulator. Technical Report TR-01-23, The University of Texas at Austin, Department of Computer Sciences, 2001.
• 4: JIANGJIANG LIU , NIHAR R. MAHAPATRA , KRISHNAN SUNDARESAN, Hardware-Only Compression to Reduce Cost and Improve Utilization of Address Buses, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.220, February 20-21, 2003
• 5: Nir Magen , Avinoam Kolodny , Uri Weiser , Nachum Shamir, Interconnect-power dissipation in a microprocessor, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France [doi>10.1145/966747.966750]
• 6: Nihar R. Mahapatra , Jiangjiang Liu , Krishnan Sundaresan, Hardware-Only Compression of Underutilized Address Buses: Design and Performance, Power, and Cost Analysis, Proceedings of the 21st International Conference on Computer Design, p.234, October 13-15, 2003
• 7: Enric Musoll , Tomás Lang , Jordi Cortadella, Working-zone encoding for reducing the energy in microprocessor address buses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.568-572, Dec. 1998 [doi>10.1109/92.736129]
• 8: P.P. Sotiriadis and A. Chandrakasan. Low Power Bus Coding Techniques Considering Inter-Wire Capacitances. In Proceedings of Custom Integrated Circuits Conference, pages 414--419, May 2000.
• 9: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 10: Yan Zhang , John Lach , Kevin Skadron , Mircea R. Stan, Odd/even bus invert with two-phase transfer for buses with coupling, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566431]
• 11: Jörg Henkel , Haris Lekatsas, A$^{\mbox{\huge\bf 2}}$BC: adaptive address bus coding for low power deep sub-micron designs, Proceedings of the 38th conference on Design automation, p.744-749, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379058]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Design, Performance

Keywords:
address bus, encoding, energy dissipation, low power