Low-power clustering with minimum logic replication for coarse-grained, antifuse based FPGAs

ABSTRACT

This paper presents a minimum area, low-power driven clustering algorithm for coarse-grained, antifuse-based FPGAs under delay constraints. The algorithm accurately predicts logic replication caused by timing constraint during the low-power driven clustering. This technique reduces size of duplicated logic substantially, resulting in benefits in area, delay, and power dissipation. First, we build power-delay curves at nodes with the aid of the prediction algorithm. Next, we choose the best cluster starting from primary outputs moving backward in the circuit based on these curves. Experimental results show 16% and 20% reduction in dynamic and leakage power dissipation with 18% area reduction compared to the results of clustering without the replication prediction.

REFERENCES

• 1: pASIC3 FPGA Family Datasheet, QuickLogic Corporations (http://www.quicklogic.com).
• 2: Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international conference on Design automation, p.68-73, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164577]
• 3: H. Vaishnav and M. Pedram, "Delay-optimal clustering targeting low-power VLSI circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 6, pp. 799--811, 1999.
• 4: K. Chaudhary and M. Pedram, "Computing the area versus delay trade-off curves in technology mapping," IEEE Trans. on Computer Aided Design, Vol. 14, No. 12, 1995, pp. 1480--1489.
• 5: Jason Cong , John Peck , Yuzheng Ding, RASP: a general logic synthesis system for SRAM-based FPGAs, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.137-143, February 11-13, 1996, Monterey, California, United States [doi>10.1145/228370.228390]
• 6: V. Betz and J. Rose, "Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size," in Proc Custom Integrated Circuits Conference, 1997, pp. 551--554.
• 7: Alexander (Sandy) Marquardt , Vaughn Betz , Jonathan Rose, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.37-46, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296426]
• 8: Jason Cong , Michail Romesis, Performance-driven multi-level clustering with application to hierarchical FPGA mapping, Proceedings of the 38th conference on Design automation, p.389-394, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378532]
• 9: Chang Woo Kang , Ali Iranli , Massoud Pedram, Technology mapping and packing for coarse-grained, anti-fuse based FPGAs, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.209-211, January 27-30, 2004, Yokohama, Japan
• 10: Chang Woo Kang , Massoud Pedram, Clustering techniques for coarse-grained, antifuse FPGAs, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1121017]
• 11: E.M. Sentovich, et al., SIS: A system for sequential circuit synthesis, 1992, Electronics Research Laboratory, College of Engineering, University of California, Berkeley.
• 12: Christoph M. Hoffmann , Michael J. O'Donnell, Pattern Matching in Trees, Journal of the ACM (JACM), v.29 n.1, p.68-95, Jan. 1982 [doi>10.1145/322290.322295]

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING
      Subjects: Computer-aided design (CAD)

General Terms:
Algorithms

Keywords:
FPGA, antifuse, clustering, power