ISS-centric modular HW/SW co-simulation

ABSTRACT

Modular design is an important requirement in modern embedded system design flows because of the widespread acceptance of new paradigms such as IP core reuse and platform-based design. Co-simulation frameworks must thus support modular design, since programmable devices, ad-hoc HW components, and the interconnect infrastructure must be easily interchangeable in order to allow design exploration while keeping the SW portion unchanged or only marginally changed. The proposed co-simulation framework implements such a modular approach to co-simulation by means of a novel paradigm in which HW models can be modified on the fly by keeping the SW parts unchanged. This is achieved through an ISS-centric co-simulation strategy in which modularity is provided in terms of (i) the replacement of HW components thanks to the use of a common interface based on the device address space, or (ii) the use of different ISS's, thanks to a re-configurable simulator. We demonstrate our approach onto an industrial-strength embedded application, showing that the proposed co-simulation strategy provides both high speed and accuracy.

REFERENCES

• 1: Clifford Liem , François Naçabal , Carlos Valderrama , Pierre Paulin , Ahmed Jerraya, System-on-a-Chip Cosimulation and Compilation, IEEE Design & Test, v.14 n.2, p.16-25, April 1997 [doi>10.1109/54.587736]
• 2: P. Coste , F. Hessel , Ph. Le Marrec , Z. Sugar , M. Romdhani , R. Suescun , N. Zergainoh , A. A. Jarraya, Multilanguage design of heterogeneous systems, Proceedings of the seventh international workshop on Hardware/software codesign, p.54-58, March 1999, Rome, Italy [doi>10.1145/301177.301206]
• 3: Jie Liu , Marcello Lajolo , Alberto Sangiovanni-Vincentelli, Software timing analysis using HW/SW cosimulation and instruction set simulator, Proceedings of the 6th international workshop on Hardware/software codesign, p.65-69, March 15-18, 1998, Seattle, Washington, United States
• 4: Patrice Gerin , Sungjoo Yoo , Gabriela Nicolescu , Ahmed A. Jerraya, Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures, Proceedings of the 2001 conference on Asia South Pacific design automation, p.63-68, January 2001, Yokohama, Japan [doi>10.1145/370155.370276]
• 5: Luca Benini , Davide Bertozzi , Davide Bruni , Nicola Drago , Franco Fummi , Massimo Poncino, SystemC Cosimulation and Emulation of Multiprocessor SoC Designs, Computer, v.36 n.4, p.53-59, April 2003 [doi>10.1109/MC.2003.1193229]
• 6: Franco Fummi , Stefano Martini , Giovanni Perbellini , Massimo Poncino, Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC, Proceedings of the conference on Design, automation and test in Europe, p.10564, February 16-20, 2004
• 7: Mentor Graphics Inc., "Seamless CVE", http://www.mentor.org/seamless.
• 8: Dirk Desmet , D. Verkest , Hugo De Man, Operating system based software generation for systems-on-chip, Proceedings of the 37th conference on Design automation, p.396-401, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337509]
• 9: CarbonKernel Project Home Page, http://savannah.nongnu.org/projects/carbonkernel.
• 10: Xenomai Project Home Page, http://www.xenomai.org.
• 11: Aimen Bouchhima , Sungjoo Yoo , Ahmed Jeraya, Fast and accurate timed execution of high level embedded software using HW/SW interface simulation model, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.469-474, January 27-30, 2004, Yokohama, Japan
• 12: GNU Project Web server, http://www.gnu.org/software.
• 13: Ultimodule Inc., http://www.ultimodule.com.
• 14: ICS Triplex ISaGRAF, www.altersys.com.

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING

General Terms:
Design, Verification

Keywords:
co-simulation, instruction set simulator, systemc