A fractional delay-locked loop for on chip clock generation applications

ABSTRACT

A fractional multiplying delay-locked loop (FMDLL) for high speed on-chip clock generation applications is presented. The proposed DLL architecture overcomes some drawbacks of phase-locked loops (PLLs) such as jitter accumulation and stability while maintaining the advantageous of a PLL as a multi-rate fractional frequency multiplier.The output frequency range can be tuned from 1GHz to 2.5GHz with selectable multiplication ratios of M + 0.05 x K where 1 ≤ K ≤ 19. To generate some finer ratios, K could be changed between two consecutive integer numbers. In this situation, a digital delta-sigma modulator could be used to suppress the spurs existing in the output spectrum.

REFERENCES

• 1: G. Chien, and P. Gray, "A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications," IEEE J. on Solid-State Circuits, vol. 35, no. 12, pp. 1996--1999, December 2000.
• 2: O. Susplugas, and P. Philippe, "Multimode clock generation using delay-locked loop," IEEE Electronics Letters, vol. 39, no. 4, pp. 347--348, February 2003.
• 3: R. Farjad-Rad, and et al., "A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips," IEEE J. on Solid-State Circuits, vol, 37, no. 12, pp. 1804--1811, December 2002.
• 4: D. Birru, "A Novel delay-locked loop based CMOS clock multiplier," IEEE Transaction on consumer electronics, vol. 44, no. 4, November 1998.
• 5: B. Kim, T. Weigandt, and P. Gray, "PLL/DLL system noise analysis for low jitter clock synthesizer design," in Proc. Int. Symp. Circuits and Systems, vol.4, 1994, pp. 31--38.
• 6: W. J. Dally et al., "Clock multiplying delay-locked loop for data communication," U.S. patent pending.
• 7: S. Park, C. Yoo and S. C. Park, "Low jitter delay-locked loop with harmonic lock prevention," IEICE Trans fundamentals, vol. E85, no. 2, February 2002.