Clustering techniques for coarse-grained, antifuse FPGAs

ABSTRACT

In this paper, we present area and performance-driven clustering techniques for coarse-grained, antifuse-based FPGAs. A macro logic cell in this class of FPGAs has multiple inputs and multiple outputs. Starting with this macro cell, a library of small logic cells can be generated and a target network was mapped with the library. For the minimum-area clustering, our algorithm minimizes the number of required macro logic cells to cover a network. Two linear equations were set up and we found the optimal mapping solution by using the equations. For the performance-driven clustering, the number of macro logic cells on the critical path is minimized by using the extension of Lawler's algorithm. The results show that the area-driven clustering algorithm reduced the number of macro logic cells by 12.29% and the performance-driven clustering reduced the maximum depth by 44.75% compared to a commercial tool.

REFERENCES

• 1: pASIC3 FPGA Family Datasheet, QuickLogic Corporation (http://www.quicklogic.com).
• 2: Jason Cong , John Peck , Yuzheng Ding, RASP: a general logic synthesis system for SRAM-based FPGAs, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.137-143, February 11-13, 1996, Monterey, California, United States [doi>10.1145/228370.228390]
• 3: V. Betz and J. Rose, "Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size," in Proc Custom Integrated Circuits Conference, 1997, pp. 551 -- 554.
• 4: Alexander (Sandy) Marquardt , Vaughn Betz , Jonathan Rose, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.37-46, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296426]
• 5: Elaheh Bozorgzadeh , Seda Ogrenci-Memik , Majid Sarrafzadeh, RPack: routability-driven packing for cluster-based FPGAs, Proceedings of the 2001 conference on Asia South Pacific design automation, p.629-634, January 2001, Yokohama, Japan [doi>10.1145/370155.370567]
• 6: Chang Woo Kang , Ali Iranli , Massoud Pedram, Technology mapping and packing for coarse-grained, anti-fuse based FPGAs, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.209-211, January 27-30, 2004, Yokohama, Japan
• 7: E. L. Lawler, K. N. Levitt, J. Turner, "Module clustering to minimize delay in digital networks," IEEE Transactions on Computers, vol. C-18, no. 1, January 1969, pp. 47 -- 57.
• 8: QuickLogic.com, Quick Works User Manual
• 9: Ellen Marie Sentovich , Robert K. Brayton, Sequential circuit synthesis at the gate level, 1993
• 10: Maogang Wang , Xiaojian Yang , Majid Sarrafzadeh, Dragon2000: standard-cell placement tool for large industry circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 11: http://mathworld.wolfram.com