ACM Home Page
Please provide us with feedback. Feedback
Methodology for high level estimation of FPGA power consumption
Full text PdfPdf (367 KB)
Source Asia and South Pacific Design Automation Conference archive
Proceedings of the 2005 Asia and South Pacific Design Automation Conference table of contents
Shanghai, China
SESSION: Low power and special purpose FPGAs table of contents
Pages: 657 - 660  
Year of Publication: 2005
ISBN:0-7803-8737-6
Authors
Vijay Degalahal  Pennsylvania State University, University Park, PA
Tim Tuan  Xilinx Research Labs, Logic Drive, San Jose, CA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
: Shanghai IC Industry Association
: IEEE SSCS Shanghai Chapter
: IEEE CAS
: IEEE Beijing Section
: Fudan University
: Chinese Institute of Electronics
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 23,   Downloads (12 Months): 87,   Citation Count: 7
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1120725.1120986
What is a DOI?

ABSTRACT

Power consumption in FPGA designs calls for power-aware design and power budgeting early in the design cycle. In this work, we leverage the FPGA architecture to present an efficient and accurate methodology for pre-silicon dynamic power estimation of FPGA-based designs. Our methodology uses device-level simulations to characterize a coarse-grained architectural model and incorporates architectural parameters to estimate the dominant wire capacitance. Such an approach not only reduces the need for tedious and time consuming silicon characterizations but ensures accurate pre-silicon power predictions. We apply the methodology to estimate the power consumption of a state-of-the-art Spartan-3™ FPGA family, evaluate the estimation results against silicon measurements, and present a detailed power breakdown of the FPGA. Our results find that the routing resources and the clock to consume the maximum power.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Xilinx Inc., XPower#8482;, http://www.xilinx.com/xlnx/?xil_prodcat_product.jsp?title=xpower
 
2
Xilinx Inc., Web Power Tools, http://www.xilinx.com/?ise/power_tools/web_pt.htm
 
3
Xlinx Inc., ISE 6 software product.
 
4
A. Chandrakasan, R. Broderson, "Minimizing Power Consumption in CMOS Circuits", Proceedings of IEEE, 1994.
 
5
T. Tuan, B. Lai, "Leakage Power Analysis of a 90nm FPGA", In Proceedings of IEEE Custom Integrated Circuits Conference, 2003.
6
 
7
Avant!, Star-Hspice#8482;, User Manual, 2003
8
9
10
 
11
Mentor Graphics, ModelSim#8482; v5.7 Quick Reference Guide.
 
12
13
 
14
Synopsys, NanoSim#8482; Reference Guide, 2003.
 
15
 
16
Synopsys, Power Compiler#8482;: Automatic Power Management within Galaxy Design Platform, Datasheet, 2004.
17
18
 
19
Xilinx Inc., Spartan-3#8482; Platform FPGA Handbook 2003.

CITED BY  7
Collaborative Colleagues:
Vijay Degalahal: colleagues
Tim Tuan: colleagues