| Methodology for high level estimation of FPGA power consumption |
| Full text |
Pdf
(367 KB)
|
| Source
|
Asia and South Pacific Design Automation Conference
archive
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
table of contents
Shanghai, China
SESSION: Low power and special purpose FPGAs
table of contents
Pages: 657 - 660
Year of Publication: 2005
ISBN:0-7803-8737-6
|
|
Authors
|
|
Vijay Degalahal
|
Pennsylvania State University, University Park, PA
|
|
Tim Tuan
|
Xilinx Research Labs, Logic Drive, San Jose, CA
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 23, Downloads (12 Months): 87, Citation Count: 7
|
|
|
ABSTRACT
Power consumption in FPGA designs calls for power-aware design and power budgeting early in the design cycle. In this work, we leverage the FPGA architecture to present an efficient and accurate methodology for pre-silicon dynamic power estimation of FPGA-based designs. Our methodology uses device-level simulations to characterize a coarse-grained architectural model and incorporates architectural parameters to estimate the dominant wire capacitance. Such an approach not only reduces the need for tedious and time consuming silicon characterizations but ensures accurate pre-silicon power predictions. We apply the methodology to estimate the power consumption of a state-of-the-art Spartan-3™ FPGA family, evaluate the estimation results against silicon measurements, and present a detailed power breakdown of the FPGA. Our results find that the routing resources and the clock to consume the maximum power.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Xilinx Inc., XPower#8482;, http://www.xilinx.com/xlnx/?xil_prodcat_product.jsp?title=xpower
|
| |
2
|
Xilinx Inc., Web Power Tools, http://www.xilinx.com/?ise/power_tools/web_pt.htm
|
| |
3
|
Xlinx Inc., ISE 6 software product.
|
| |
4
|
A. Chandrakasan, R. Broderson, "Minimizing Power Consumption in CMOS Circuits", Proceedings of IEEE, 1994.
|
| |
5
|
T. Tuan, B. Lai, "Leakage Power Analysis of a 90nm FPGA", In Proceedings of IEEE Custom Integrated Circuits Conference, 2003.
|
 |
6
|
|
| |
7
|
Avant!, Star-Hspice#8482;, User Manual, 2003
|
 |
8
|
Fei Li , Deming Chen , Lei He , Jason Cong, Architecture evaluation for power-efficient FPGAs, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA
[doi> 10.1145/611817.611844]
|
 |
9
|
|
 |
10
|
|
| |
11
|
Mentor Graphics, ModelSim#8482; v5.7 Quick Reference Guide.
|
| |
12
|
|
 |
13
|
|
| |
14
|
Synopsys, NanoSim#8482; Reference Guide, 2003.
|
| |
15
|
|
| |
16
|
Synopsys, Power Compiler#8482;: Automatic Power Management within Galaxy Design Platform, Datasheet, 2004.
|
 |
17
|
|
 |
18
|
Varghese George , Hui Zhang , Jan Rabaey, The design of a low energy FPGA, Proceedings of the 1999 international symposium on Low power electronics and design, p.188-193, August 16-17, 1999, San Diego, California, United States
[doi> 10.1145/313817.313920]
|
| |
19
|
Xilinx Inc., Spartan-3#8482; Platform FPGA Handbook 2003.
|
CITED BY 7
|
|
Tim Tuan , Sean Kao , Arif Rahman , Satyaki Das , Steve Trimberger, A 90nm low-power FPGA for battery-powered applications, Proceedings of the internation symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|