| Improved Boolean function hashing based on multiple-vertex dominators |
| Full text |
Pdf
(442 KB)
|
| Source
|
Asia and South Pacific Design Automation Conference
archive
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
table of contents
Shanghai, China
SESSION: Formal verification: theory and practice
table of contents
Pages: 573 - 578
Year of Publication: 2005
ISBN:0-7803-8737-6
|
|
Authors
|
|
René Krenz
|
IMIT-KTH, Royal Institute of Technology, Stockholm, Sweden
|
|
Elena Dubrova
|
IMIT-KTH, Royal Institute of Technology, Stockholm, Sweden
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 1, Downloads (12 Months): 10, Citation Count: 0
|
|
|
ABSTRACT
The growing complexity of today's system designs requires fast and robust verification methods. Existing BDD, SAT or ATPG-based techniques do not provide sufficient solutions for many verification instances. Boolean function hashing is a probabilistic verification approach which can complement existing formal methods in a number of applications such as equivalence checking, biased random simulation, power analysis and power optimization. The proposed hashing technique is based on the arithmetic transform, which maps a Boolean function onto a probabilistic hash value for a given input assignment. The presented algorithm uses multiple-vertex dominators in circuit graphs to progressively simplify intermediate hashing steps. The experimental results on benchmark circuits demonstrate the robustness of our approach.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
|
 |
3
|
|
 |
4
|
|
| |
5
|
M. Blum, A. K. Chandra, and M. N. Wegman, "Equivalence of free Boolean graphs can be decided probabilistically in polynomial time," Information Processing Letters, vol. 10, pp. 80--82, March 1980.
|
| |
6
|
J. Jain, J. Bitner, D. S. Fussell, and J. A. Abraham, "Probabilistic verification of Boolean functions," Formal Methods in System Design, vol. 1, pp. 63--117, 1992.
|
 |
7
|
Whitney J. Townsend , Mitchell A. Thornton , Rolf Drechsler , D. Michael Miller, Computing walsh, arithmetic, and reed-muller spectral decision diagrams using graph transformations, Proceedings of the 12th ACM Great Lakes symposium on VLSI, April 18-19, 2002, New York, New York, USA
[doi> 10.1145/505306.505344]
|
| |
8
|
K. P. Parker and E. J. McCluskey, "Probabilistic treatment of general combinational networks," Transactions on Computers, pp. 668--670, June 1975.
|
| |
9
|
|
| |
10
|
A. Ghosh , S. Devadas , K. Keutzer , J. White, Estimation of average switching activity in combinational and sequential circuits, Proceedings of the 29th ACM/IEEE conference on Design automation, p.253-259, June 08-12, 1992, Anaheim, California, United States
|
 |
11
|
|
| |
12
|
|
| |
13
|
|
 |
14
|
|
| |
15
|
S. Alstrup, P. W. Lauridsen, and M. Thorup, "Generalized dominators for structured programs," Algorithmica, vol. 27, no. 3, pp. 244--253, 2000.
|
 |
16
|
E. M. Clarke , K. L. McMillan , X Zhao , M. Fujita , J. Yang, Spectral transforms for large boolean functions with applications to technology mapping, Proceedings of the 30th international conference on Design automation, p.54-60, June 14-18, 1993, Dallas, Texas, United States
[doi> 10.1145/157485.164569]
|
| |
17
|
R. Iris Bahar , Erica A. Frohm , Charles M. Gaona , Gary D. Hachtel , Enrico Macii , Abelardo Pardo , Fabio Somenzi, Algebraic decision diagrams and their applications, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.188-191, November 07-11, 1993, Santa Clara, California, United States
|
| |
18
|
F. Somenzi, CUDD: CU Decision Diagram Package, Release 2.3.1. University of Colorado at Boulder, 2001.
|
|