A variation-aware low-power coding methodology for tightly coupled buses

ABSTRACT

This paper describes a novel low-power coding methodology for buses. Ultra deep submicron technology and system-on-chip have resulted in a considerable portion of power consumption on buses, in which the major sources of the power consumption are the transition activities on the signal lines and the coupling capacitances of the lines. In addition, we enter an era of considering variation of the effective coupling capacitances. We address power reduction including these phenomena by using variable length coding. Experimental results show the effectiveness of our methodology.

REFERENCES

• 1: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 2: Ki Wook Kim , Kwang Hyun Baek , Naresh Shanbhag , C. L. Liu , Sung Mo Kang, Coupling-driven signal encoding scheme for low-power interface design, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 3: Luca Benini , Giovanni de Micheli , Enrico Macii , Donatella Sciuto , Cristina Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, Proceedings of the 7th Great Lakes Symposium on VLSI, p.77, March 13-15, 1997
• 4: Enric Musoll , Tomás Lang , Jordi Cortadella, Working-zone encoding for reducing the energy in microprocessor address buses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.568-572, Dec. 1998 [doi>10.1109/92.736129]
• 5: M. Muroyama, A. Hyodo, T. Okuma and H. Yasuura, "A Power Reduction Scheme for Data Buses by Dynamic Detection of Active Bits," IEICE Trans. Electron., vol. E87-C, No.4, pp.598--605, Apr. 2004.
• 6: R. Arunachalam, E. Acar and S. Nassif, "Evaluation Method and Metrics of Shielding/Spacing Approaches for Coupling Avoidance," research report, IBM Research Division, T. J. Watson Research Center, Yorktown Heights, NY 10598, Oct. 2002.
• 7: Enrico Macii , Massimo Poncino , Sabino Salerno, Combining wire swapping and spacing for low-power deep-submicron buses, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA [doi>10.1145/764808.764859]
• 8: Youngsoo Shin , Takayasu Sakurai, Coupling-driven bus design for low-power application-specific systems, Proceedings of the 38th conference on Design automation, p.750-753, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379059]
• 9: Luca Macchiarulo , Enrico Macii , Massimo Poncino, Low-energy for deep-submicron address buses, Proceedings of the 2001 international symposium on Low power electronics and design, p.176-181, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383127]
• 10: Kanak Agarwal , Dennis Sylvester , David Blaauw , Frank Liu , Sani Nassif , Sarma Vrudhula, Variational delay metrics for interconnect timing analysis, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996675]
• 11: Seung Hoon Choi , Bipul C. Paul , Kaushik Roy, Novel sizing algorithm for yield improvement under process variation in nanometer technology, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996695]
• 12: Aseem Agarwal , Florentin Dartu , David Blaauw, Statistical gate delay model considering multiple input switching, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996746]
• 13: International Technology Roadmap for Semiconductors, http//public.itrs.net/Files/2003ITRS/Interconnect2003.pdf.
• 14: H. B. Bakoglu, "Circuits, Interconnections and Packaging for VLSI," Addison-Wesley, 1990.
• 15: Pinhong Chen , Desmond A. Kirkpatrick , Kurt Keutzer, Miller factor for gate-level coupling delay calculation, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 16: M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite", in Proc. IEEE 4th Annual Workshop on Workload Characterization, Dec. 2001.
• 17: D. Burger and T. M. Austin, "The SimpleScalar tool set, version 2.0," Technical Report TR-97-1342, University of Wisconsin Madison, CS Department, Jun. 1997.